Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H55S2562JFR-60M Datasheet(PDF) 46 Page - Hynix Semiconductor

Part # H55S2562JFR-60M
Description  256MBit MOBILE SDR SDRAM based on 4M x 4Bank x16 I/O
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H55S2562JFR-60M Datasheet(HTML) 46 Page - Hynix Semiconductor

Back Button H55S2562JFR-60M Datasheet HTML 42Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 43Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 44Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 45Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 46Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 47Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 48Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 49Page - Hynix Semiconductor H55S2562JFR-60M Datasheet HTML 50Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 52 page
background image
Rev 1.1 / July. 2009
46
11
256Mbit (16Mx16bit) Mobile SDR
H55S2562JFR Series
Power-up and Initialization
Like a Synchronous DRAM, Low Power SDRAM(Mobile SDRAM) must be powered up and initialized in a predefined man-
ner. Power must be applied to VDD and VDDQ(simultaneously). The clock signal must be started at the same time. After
power up, an initial pause of 200 usec is required. And a precharge all command will be issued to the Mobile SDRAM.
Then, 2 or more Auto refresh cycles will be provided. After the Auto refresh cycles are completed, a mode register
set(MRS) command will be issued to program the specific mode of operation (Cas Latency, Burst length, etc.) And a
extended mode register set command will be issued to program specific mode of self refresh operation(PASR). The fol-
lowing these cycles, the Mobile SDRAM is ready for normal operation.
Programming the registers
Mode Register
The mode register contains the specific mode of operation of the Mobile SDRAM. This register includes the selection of
a burst length(1, 2, 4, 8, Full Page), a cas latency(2 or 3), a burst type. The mode register set must be done before any
activate command after the power up sequence. Any contents of the mode register be altered by re-programming the
mode register through the execution of mode register set command.
Extended Mode Register
The extended mode register contains the specific features of self refresh operation of the Mobile SDRAM. This register
includes the selection of partial arrays to be refreshed(half array, quarter array, etc.). The extended mode register set
must be done before any activate command after the power up sequence. Any contents of the mode register be altered
by re-programming the mode register through the execution of extended mode register set command.
Bank(Row) Active
The Bank Active command is used to activate a row in a specified bank of the device. This command is initiated by
activating CS, RAS and deasserting CAS, WE at the positive edge of the clock. The value on the BA1 and BA0 selects
the bank, and the value on the A0-A12 selects the row. This row remains active for column access until a precharge
command is issued to that bank. Read and write operations can only be initiated on this activated bank after the min-
imum tRCD time is passed from the activate command.
Read
The READ command is used to initiate the burst read of data. This command is initiated by activating CS, CAS, and
deasserting WE, RAS at the positive edge of the clock. BA1 and BA0 inputs select the bank, A8-A0 address inputs select
the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Pre-
charge is selected the row being accessed will be precharged at the end of the READ burst; if Auto Precharge is not
selected, the row will remain active for subsequent accesses.
The length of burst and the CAS latency will be determined by the values programmed during the MRS command.
Write
The WRITE command is used to initiate the burst write of data. This command is initiated by activating CS, CAS, WE
and deasserting RAS at the positive edge of the clock. BA1 and BA0 inputs select the bank, A8-A0 address inputs select
the starting column location. The value on input A10 determines whether or not Auto Precharge is used.
If Auto Precharge is selected the row being accessed will be precharged at the end of the WRITE burst; if Auto Pre-
charge is not selected, the row will remain active for subsequent accesses.


Similar Part No. - H55S2562JFR-60M

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H55S2532JFR-60M HYNIX-H55S2532JFR-60M Datasheet
1Mb / 55P
   256MBit MOBILE SDR SDRAMs based on 2M x 4Bank x32 I/O
H55S2532JFR-75M HYNIX-H55S2532JFR-75M Datasheet
1Mb / 55P
   256MBit MOBILE SDR SDRAMs based on 2M x 4Bank x32 I/O
H55S2532JFR-A3M HYNIX-H55S2532JFR-A3M Datasheet
1Mb / 55P
   256MBit MOBILE SDR SDRAMs based on 2M x 4Bank x32 I/O
More results

Similar Description - H55S2562JFR-60M

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5S5B6ELF-HE HYNIX-HY5S5B6ELF-HE Datasheet
245Kb / 27P
   256MBit MOBILE SDR SDRAMs based on 4M x 4Bank x16 I/O
H55S2622JFR-60M HYNIX-H55S2622JFR-60M Datasheet
1Mb / 55P
   256MBit MOBILE SDR SDRAMs based on 2M x 4Bank x32 I/O
H55S1262EFP-60E HYNIX-H55S1262EFP-60E Datasheet
733Kb / 54P
   128MBit MOBILE SDR SDRAMs based on 2M x 4Bank x16 I/O
H55S5122DFR-60M HYNIX-H55S5122DFR-60M Datasheet
830Kb / 54P
   512MBit MOBILE SDR SDRAMs based on 4M x 4Bank x32 I/O
H57V2562GTR-60C HYNIX-H57V2562GTR-60C Datasheet
234Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H57V2562GTR-60I HYNIX-H57V2562GTR-60I Datasheet
234Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H57V2562GFR-60C HYNIX-H57V2562GFR-60C Datasheet
279Kb / 23P
   256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O
H55S1222EFP-60E HYNIX-H55S1222EFP-60E Datasheet
1Mb / 54P
   128MBit MOBILE SDR SDRAMs based on 1M x 4Bank x32 I/O
H55S5162DFR-60M HYNIX-H55S5162DFR-60M Datasheet
701Kb / 55P
   512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O
HY5S7B6ALFP-6 HYNIX-HY5S7B6ALFP-6 Datasheet
659Kb / 52P
   512MBit MOBILE SDR SDRAMs based on 8M x 4Bank x16I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com