Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H5MS1222EFP-Q3M Datasheet(PDF) 58 Page - Hynix Semiconductor

Part # H5MS1222EFP-Q3M
Description  128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5MS1222EFP-Q3M Datasheet(HTML) 58 Page - Hynix Semiconductor

Back Button H5MS1222EFP-Q3M Datasheet HTML 54Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 55Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 56Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 57Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 58Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 59Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 60Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 61Page - Hynix Semiconductor H5MS1222EFP-Q3M Datasheet HTML 62Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 58 / 62 page
background image
Rev 1.0 / Jun. 2008
58
Mobile DDR SDRAM 128Mbit (4M x 32bit)
H5MS1222EFP Series
Clock Stop Mode
Clock stop mode is a feature supported by Mobile DDR SDRAM devices. It reduces clock-related power consumption
during idle periods of the device.
Conditions: the Mobile DDR SDRAM supports clock stop in case:
The last access command (ACTIVE, READ, WRITE, PRECHARGE, AUTO REFRESH or MODE REGISTER SET) has
executed to completion, including any data-out during read bursts; the number of required clock pulses per access
command depends on the device's AC timing parameters and the clock frequency;
The related timing condition (tRCD, tWR, tRP, tRFC, tMRD) has been met;
CKE is held HIGH.
When all conditions have been met, the device is either in ''idle'' or ''row active'' state, and clock stop mode may be
entered with CK held LOW and CK held HIGH. Clock stop mode is exited when the clock is restarted. NOPs command
have to be issued for at least one clock cycle before the next access command may be applied. Additional clock pulses
might be required depending on the system characteristics.
Figure1 illustrates the clock stop mode:
Initially the device is in clock stop mode;
The clock is restarted with the rising edge of T0 and a NOP on the command inputs;
With T
1 a valid access command is latched; this command is followed by NOP commands in order to allow for clock
stop as soon as this access command has completed;
T
n is the last clock pulse required by the access command latched with T1.
The timing condition of this access command is met with the completion of T
n; therefore Tn is the last clock pulse
required by this command and the clock is then stopped.
Clock Stop Mode
CK
ADD
CMD
NOP
NOP
NOP
NOP
Valid
Clock
Stopped
Exit Clock
Stop Mode
Valid
Command
Enter Clock
Stop Mode
Don't Care
(High-Z)
CK
CMD
T
0
T
1
T
2
T
n
CKE
DQ,
DQS
Timing Condition


Similar Part No. - H5MS1222EFP-Q3M

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5MS1262EFP-J3E HYNIX-H5MS1262EFP-J3E Datasheet
1Mb / 62P
   128M (8Mx16bit) Mobile DDR SDRAM
H5MS1262EFP-J3M HYNIX-H5MS1262EFP-J3M Datasheet
1Mb / 62P
   128M (8Mx16bit) Mobile DDR SDRAM
H5MS1262EFP-K3E HYNIX-H5MS1262EFP-K3E Datasheet
1Mb / 62P
   128M (8Mx16bit) Mobile DDR SDRAM
H5MS1262EFP-K3M HYNIX-H5MS1262EFP-K3M Datasheet
1Mb / 62P
   128M (8Mx16bit) Mobile DDR SDRAM
H5MS1262EFP-L3E HYNIX-H5MS1262EFP-L3E Datasheet
1Mb / 62P
   128M (8Mx16bit) Mobile DDR SDRAM
More results

Similar Description - H5MS1222EFP-Q3M

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H55S1222EFP-60E HYNIX-H55S1222EFP-60E Datasheet
1Mb / 54P
   128MBit MOBILE SDR SDRAMs based on 1M x 4Bank x32 I/O
H5MS1G22MFP-E3M HYNIX-H5MS1G22MFP-E3M Datasheet
2Mb / 63P
   1Gbit MOBILE DDR SDRAM based on 8M x 4Bank x32 I/O
H55S2622JFR-60M HYNIX-H55S2622JFR-60M Datasheet
1Mb / 55P
   256MBit MOBILE SDR SDRAMs based on 2M x 4Bank x32 I/O
H55S5122DFR-60M HYNIX-H55S5122DFR-60M Datasheet
830Kb / 54P
   512MBit MOBILE SDR SDRAMs based on 4M x 4Bank x32 I/O
H55S1262EFP-60E HYNIX-H55S1262EFP-60E Datasheet
733Kb / 54P
   128MBit MOBILE SDR SDRAMs based on 2M x 4Bank x16 I/O
H55S2562JFR-60M HYNIX-H55S2562JFR-60M Datasheet
689Kb / 52P
   256MBit MOBILE SDR SDRAM based on 4M x 4Bank x16 I/O
HY57V641620ET HYNIX-HY57V641620ET Datasheet
117Kb / 13P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
HY5V66EF6 HYNIX-HY5V66EF6 Datasheet
959Kb / 12P
   64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O
logo
Samsung semiconductor
K4X51323PC-7E SAMSUNG-K4X51323PC-7E Datasheet
246Kb / 25P
   16M x32 Mobile-DDR SDRAM
K4X56323PG SAMSUNG-K4X56323PG Datasheet
242Kb / 23P
   8M x32 Mobile-DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com