Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H5MS1262EFP-K3E Datasheet(PDF) 52 Page - Hynix Semiconductor

Part # H5MS1262EFP-K3E
Description  128M (8Mx16bit) Mobile DDR SDRAM
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5MS1262EFP-K3E Datasheet(HTML) 52 Page - Hynix Semiconductor

Back Button H5MS1262EFP-K3E Datasheet HTML 48Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 49Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 50Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 51Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 52Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 53Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 54Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 55Page - Hynix Semiconductor H5MS1262EFP-K3E Datasheet HTML 56Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 62 page
background image
Rev 1.1 / July. 2009
52
Mobile DDR SDRAM 128Mbit (8M x 16bit)
H5MS1262EFP Series
Mode Register
The mode register contains the specific mode of operation of the Mobile DDR SDRAM. This register includes the selec-
tion of a burst length(2, 4 or 8), a cas latency(2 or 3), a burst type. The mode register set must be done before any
activate command after the power up sequence. Any contents of the mode register be altered by re-programming the
mode register through the execution of mode register set command.
Mode Register Set
BURST LENGTH
Read and write accesses to the Mobile DDR SDRAM are burst oriented, with the burst length being programmable, as
shown in Page10. The burst length determines the maximum number of column locations that can be accessed for a
given READ or WRITE command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the
interleaved burst types.
BURST TYPE
Accesses within a given burst may be programmed to be either sequential or interleaved.
CAS LATENCY
The CAS latency is the delay between the registration of a READ command and the availability of the first piece of out-
put data. If a READ command is registered at a clock edge
n and the latency is 3 clocks, the first data element will be
valid at
n + 2tCK + tAC. If a READ command is registered at a clock edge n and the latency is 2 clocks, the first data
element will be valid at
n + tCK + tAC.
CLK
CLK
Precharge
All Bank
Mode
Register
Set
CM D
tCK
Comm and
(any)
0
1
2
3
4
5
6
tRP
2 CLK
m in


Similar Part No. - H5MS1262EFP-K3E

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5MS1222EFP-J3E HYNIX-H5MS1222EFP-J3E Datasheet
1Mb / 62P
   128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
H5MS1222EFP-J3M HYNIX-H5MS1222EFP-J3M Datasheet
1Mb / 62P
   128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
H5MS1222EFP-K3E HYNIX-H5MS1222EFP-K3E Datasheet
1Mb / 62P
   128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
H5MS1222EFP-K3M HYNIX-H5MS1222EFP-K3M Datasheet
1Mb / 62P
   128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
H5MS1222EFP-L3E HYNIX-H5MS1222EFP-L3E Datasheet
1Mb / 62P
   128Mbit MOBILE DDR SDRAM based on 1M x 4Bank x32 I/O
More results

Similar Description - H5MS1262EFP-K3E

ManufacturerPart #DatasheetDescription
logo
Emerging Memory & Logic...
EMD28164PA EMLSI-EMD28164PA Datasheet
767Kb / 45P
   128M: 8M x 16 Mobile DDR SDRAM
logo
Elpida Memory
EDD1216AJBG ELPIDA-EDD1216AJBG Datasheet
617Kb / 51P
   128M bits DDR SDRAM
logo
Hynix Semiconductor
HY5DU28422BT HYNIX-HY5DU28422BT Datasheet
344Kb / 33P
   128M-S DDR SDRAM
logo
Elpida Memory
EDD1232ACBH-6B ELPIDA-EDD1232ACBH-6B Datasheet
667Kb / 52P
   128M bits DDR SDRAM
EDD1216AJTA ELPIDA-EDD1216AJTA Datasheet
621Kb / 52P
   128M bits DDR SDRAM
EDD1216AJTA-4 ELPIDA-EDD1216AJTA-4 Datasheet
487Kb / 50P
   128M bits DDR SDRAM
EDD1232ABBH ELPIDA-EDD1232ABBH Datasheet
530Kb / 51P
   128M bits DDR SDRAM
EDD1232ACBH ELPIDA-EDD1232ACBH Datasheet
655Kb / 51P
   128M bits DDR SDRAM
logo
Samsung semiconductor
K4X1G163PC-L SAMSUNG-K4X1G163PC-L Datasheet
523Kb / 20P
   Mobile DDR SDRAM
logo
Elpida Memory
EDK1216CFBJ ELPIDA-EDK1216CFBJ Datasheet
737Kb / 56P
   128M bits DDR Mobile RAM?
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com