Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

H5DU2562GTR Datasheet(PDF) 21 Page - Hynix Semiconductor

Part No. H5DU2562GTR
Description  256Mb DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5DU2562GTR Datasheet(HTML) 21 Page - Hynix Semiconductor

Back Button H5DU2562GTR Datasheet HTML 17Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 18Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 19Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 20Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 21Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 22Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 23Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 24Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 25Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
Rev. 1.1 / Sep. 2009
21
H5DU2562GTR
H5DU2582GTR
AC CHARACTERISTICS (note: 1 - 9 / AC operating conditions unless otherwise noted)
Parameter
Symbol
DDR500
DDR400B
DDR333
DDR266A
DDR266B
UN
IT
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Row Cycle Time
tRC
48
-
55
-
60
-
65
-
65
-
ns
Auto Refresh Row Cycle
Time
tRFC
56
-
70
-
72
-
75
-
75
-
ns
Row Active Time
tRAS
32
70K
40
70K
42
70K
45
120K
45
120K ns
Active to Read with
Auto Precharge Delay
tRAP
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-
tRCD or
tRASmin
-ns
Row Address to Column
Address Delay
tRCD
16
-
15
-
18
-
20
-
20
-
ns
Row Active to Row
Active Delay
tRRD
8
-
10
-
12
-
15
-
15
-
ns
Column Address to
Column Address Delay
tCCD
1-
1-
1
-
1
-
1-
tCK
Row Precharge Time
tRP
16
-
15
-
18
-
20
-
20
-
ns
Write Recovery Time
tWR
15
-
15
-
15
-
15
-
15
-
ns
Internal Write to Read
Command Delay
tWTR
2-
2-
1
-
1
-
1-
tCK
Auto Precharge Write
Recovery + Precharge
Time22
tDAL
(tWR/tCK)
+
(tRP/tCK)
-
(tWR/tCK)
+
(tRP/tCK)
-
(tWR/tCK)
+
(tRP/tCK)
-
(tWR/tCK)
+
(tRP/tCK)
-
(tWR/tCK)
+
(tRP/tCK)
-tCK
System
Clock Cycle
Time24
CL = 4
tCK
47
ns
CL = 3
5
10
---
-
-
-
ns
CL = 2.5
6
12
6
12
7.5
12
7.5
12
ns
CL = 2
7.5
12
7.5
12
7.5
12
10
12
ns
Clock High Level Width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55 tCK
Clock Low Level Width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55 tCK
Data-Out edge to Clock
edge Skew
tAC
-0.65
0.65
-0.7
0.7
-0.7
0.7
-0.75
0.75
-0.75
0.75 ns
DQS-Out edge to Clock
edge Skew
tDQSCK
-0.55
0.55
-0.55
0.55
-0.6
0.6
-0.75
0.75
-0.75
0.75 ns
DQS-Out edge to Data-
Out edge Skew21
tDQSQ
-
0.35
-
0.4
-
0.45
-
0.5
-
0.5 ns
Data-Out hold time
from DQS20
tQH
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-ns
Clock Half Period19,20
tHP
min
(tCL,tCH)
-
min
(tCL,tCH)
-
min
(tCL,tCH)
-
min
(tCL,tCH)
-
min
(tCL,tCH)
-ns
Data Hold Skew
Factor20
tQHS
-
0.5
-
0.5
-
0.55
-
0.75
-
0.75 ns
Valid Data Output
Window
tDV
tQH-tDQSQ
tQH-tDQSQ
tQH-tDQSQ
tQH-tDQSQ
tQH-tDQSQ
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn