Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

H5DU2562GTR Datasheet(PDF) 13 Page - Hynix Semiconductor

Part No. H5DU2562GTR
Description  256Mb DDR SDRAM
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5DU2562GTR Datasheet(HTML) 13 Page - Hynix Semiconductor

Back Button H5DU2562GTR Datasheet HTML 9Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 10Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 11Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 12Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 13Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 14Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 15Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 16Page - Hynix Semiconductor H5DU2562GTR Datasheet HTML 17Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
Rev. 1.1 / Sep. 2009
13
H5DU2562GTR
H5DU2582GTR
MODE REGISTER SET (MRS)
The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length,
burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the
low signals of /RAS, /CAS, /CS, /WE and BA0. This command can be issued only when all banks are in idle state and
CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to
write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is
determined, the information will be held until reset by another MRS command.
BA1
BA0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
0
Operating Mode
CAS Latency
BT
Burst Length
A2
A1
A0
Burst Length
Sequential
Interleave
0
0
0
Reserved
Reserved
001
2
2
010
4
4
011
8
8
1
0
0
Reserved
Reserved
1
0
1
Reserved
Reserved
1
1
0
Reserved
Reserved
1
1
1
Reserved
Reserved
A3
Burst Type
0
Sequential
1Interleave
A6
A5
A4
CAS Latency
0
0
0
Reserved
0
0
1
Reserved
01
0
2
01
1
3
1
0
0
Reserved
10
1
1.5
11
0
2.5
1
1
1
Reserved
BA0
MRS Type
0MRS
1EMRS
A12~A9
A8
A7
A6~A0
Operating Mode
0
0
0
Valid
Normal Operation
0
1
0
Valid
Normal Operation/ Reset DLL
00
1
VS
Vendor specific Test Mode
--
-
-
All other states reserved


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn