Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PAS106BCA-323 Datasheet(PDF) 6 Page - Pixart Imaging Inc.

Part No. PAS106BCA-323
Description  PAS106BCA-323 SINGLE-CHIP CMOS CIF COLOR DIGITAL IMAGE SENSOR PAS106BBA-323 SINGLE-CHIP CMOS CIF B&W DIGITAL IMAGE SENSOR
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PIXART [Pixart Imaging Inc.]
Homepage  http://www.pixart.com.tw
Logo 

PAS106BCA-323 Datasheet(HTML) 6 Page - Pixart Imaging Inc.

Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
PixArt Imaging Inc.
PAS106BCA-323/PAS106BBA-323
CMOS Image Sensor IC
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
6/14
PixArt Imaging Inc.
E-mail: fae_service@pixart.com.tw
V2.0, May 2002
5. I2C Bus
PAS106BCA-323/PAS106BBA-323 supports I2C-bus transfer protocol and is acting as slave device. The 7
bits unique slave address is 1000000 and supports receiving / transmitting speed up to 400kHz.
5.1 I2C bus overview
§ Only two wires SDA (serial data) and SCL (serial clock) carry information between the devices connected
to the I2C bus. Normally both SDA and SCL lines are open collector structure and pull high by external
pull-up resistors.
§ Only the master can initiates a transfer (start), generates clock signals, and terminates a transfer (stop).
§ Start and stop condition: A high to low transition of the SDA line while SCL is high defines a start
condition. A low to high transition of the SDA line while SCL is high defines a stop condition. Please
refer to Fig 5.1.
§ Valid data: The data on the SDA line must be stable during the high period of the SCL clock. Within each
byte, MSB is always transferred first. Read/write control bit is the LSB of the first byte. Please refer to
Fig 5.2.
§ Both the master and slave can transmit and receive data from the bus.
§ Acknowledge: The receiving device should pull down the SDA line during high period of the SCL clock
line when a complete byte was transferred by transmitter. In the case of a master received data from a
slave, the master does not generate an acknowledgment on the last byte to indicate the end of a master
read cycle.
Fig 5.1 Start and Stop Conditions
S
Start
Condition
SDA
SCL
P
Stop
Condition


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn