Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H5PS5162FFR-C Datasheet(PDF) 35 Page - Hynix Semiconductor

Part # H5PS5162FFR-C
Description  512Mb DDR2 SDRAM
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5PS5162FFR-C Datasheet(HTML) 35 Page - Hynix Semiconductor

Back Button H5PS5162FFR-C Datasheet HTML 31Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 32Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 33Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 34Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 35Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 36Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 37Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 38Page - Hynix Semiconductor H5PS5162FFR-C Datasheet HTML 39Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 35 / 39 page
background image
Rev. 1.0 / July. 2008
35
Release
H5PS5162FFR series
28. If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data
before a valid READ can be executed.
29. These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0,
A0, A1, etc.) transition edge to its respective clock signal (CK/CK) crossing. The spec values are not
affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are rela-
tive to the clock signal crossing that latches the command/address. That is, these parameters should be
met whether clock jitter is present or not.
30. These parameters are measured from a data strobe signal ((L/U/R)DQS/DQS) crossing to its respective
clock signal (CK/CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.
tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should
be met whether clock jitter is present or not.
31. These parameters are measured from a data signal ((L/U) DM, (L/U) DQ0, (L/U) DQ1, etc.) transition
edge to its respective data strobe signal ((L/U/R)DQS/DQS) crossing.
32. For these parameters, the DDR2 SDRAM device is characterized and verified to support
tnPARAM = RU{tPARAM / tCK(avg)}, which is in clock cycles, assuming all input clock jitter specification-
sare satisfied.
For example, the device will support tnRP = RU {tRP / tCK(avg)}, which is in clock cycles, if all input clock
jitterspecifications are met. This means: For DDR2-667 5-5-5, of which tRP = 15ns, the device will support
tnRP =RU{tRP / tCK(avg)} = 5, i.e. as long as the input clock jitter specifications are met, Precharge com-
mand at Tm and Active command at Tm+5 is valid even if (Tm+5 - Tm) is less than 15ns due to input
clock jitter.
33. tDAL [nCK] = WR [nCK] + tnRP [nCK] = WR + RU {tRP [ps] / tCK(avg) [ps] }, where WR is the value
programmed in the mode register set.
34. New units, ‘tCK(avg)’ and ‘nCK’, are introduced in DDR2-667 and DDR2-800.
Unit ‘tCK(avg)’ represents the actual tCK(avg) of the input clock under operation.
Unit ‘nCK’, represents one clock cycle of the input clock, counting the actual clock edges.
Note that in DDR2-400 and DDR2-533, ‘tCK’, is used for both concepts.
ex) tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered
at Tm+2, even if (Tm+2 - Tm) is 2 x tCK(avg) + tERR(2per),min.
35. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as
'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter
specified is a random jitter meeting a Gaussian distribution.


Similar Part No. - H5PS5162FFR-C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5PS5162FFR-C4 HYNIX-H5PS5162FFR-C4 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
More results

Similar Description - H5PS5162FFR-C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5PS12421AFP HYNIX-HY5PS12421AFP Datasheet
1Mb / 37P
   512Mb DDR2 SDRAM
HY5PS12421F HYNIX-HY5PS12421F Datasheet
623Kb / 35P
   512Mb DDR2 SDRAM
HY5PS12421FP HYNIX-HY5PS12421FP Datasheet
622Kb / 35P
   512Mb DDR2 SDRAM
H5PS5182GFR HYNIX-H5PS5182GFR Datasheet
1Mb / 64P
   512Mb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU64M8EE NANYA-NT5TU64M8EE Datasheet
3Mb / 96P
   DDR2 512Mb SDRAM
logo
Hynix Semiconductor
HY5PS12421F-E3 HYNIX-HY5PS12421F-E3 Datasheet
1Mb / 35P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3I HYNIX-HY5PS12421CFP-E3I Datasheet
618Kb / 38P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3 HYNIX-HY5PS12421CFP-E3 Datasheet
619Kb / 38P
   512Mb DDR2 SDRAM
H5PS5162FFR-E3 HYNIX-H5PS5162FFR-E3 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421BFP-E3 HYNIX-HY5PS12421BFP-E3 Datasheet
628Kb / 38P
   512Mb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com