Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ES51999 Datasheet(PDF) 9 Page - Cyrustek corporation

Part No. ES51999
Description  4 3/4 and 5 3/4 A/D AUTO
Download  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CYRUSTEK [Cyrustek corporation]
Homepage  http://www.cyrustek.com.tw
Logo 

ES51999 Datasheet(HTML) 9 Page - Cyrustek corporation

Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
07/07/06
9
ES51999
4 3/4 and 5 3/4 A/D AUTO
first. When oscillator is 4MHz, D0<0:19> is up to 44,000 counts. When oscillator
is 10MHz, if the conversion rate is 20/sec, it counts to 220,000; if the conversion
rate is not 20/sec, it counts to 440,000.
-
- Voltage/current with frequency (“001” & “011”) measurement:
SIGN
0
BATT
D0<0:19> (20 bits)
D1<0:17> (18 bits)
0
1
2
3 ~ 22
23 ~ 40
SIGN For voltage/current measurement. ‘H’ for negative; ‘L’ for positive. In AC,
and diode measurement, this bit can be ignored.
BATT ‘H’ for battery-low indication.
D0<0:19> Conversion result of voltage or current measurement.
D1<0:17> Conversion result of frequency measurement.
- Frequency (“110”) measurement:
OL
UL
BATT
D0<0:19> (20 bits)
D1<0:17> (18 bits)
D2<0:5> (6 bits)
0
1
2
3 ~ 22
23 ~ 40
41 ~ 46
OL Overflow when in 40, 400 and 4000Hz ranges.
UL Underflow when in 40, 400 and 4000Hz ranges.
BATT ‘H’ for battery-low indication.
D0<0:19>, D1<0:17>, D2<0:5> Please see the description in frequency and duty
cycle measurement.
(2) Dual Slope A/D—four phases timing
The ES51999’s measurement cycle contains four phases, ZI, AZ, INT, and DINT.
The timing will be changed as conversion rate changed. There are some examples as
follow, and the others are alike.
ES51999 is a dual-slope analog-to-digital converter (ADC). Figure 2.1 is a
structure of dual-slope integrator. Its measurement cycle has two distinct phases: input
signal integration (INT) phase and reference voltage integration (DINT) phase.
In INT phase, the input signal is integrated for a fixed time period, then A/D enters
DINT phase in which an opposite polarity constant reference voltage is integrated until
the integrator output voltage becomes to zero. Since both the time for input signal
integration and the reference voltage are fixed, the de-integration time is proportional to
the input signal. Hence, we can define the mathematical equation about input signal,
reference voltage integration (see Figure 2.1):


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn