Electronic Components Datasheet Search |
|
DM9103EP Datasheet(PDF) 44 Page - Davicom Semiconductor, Inc. |
|
DM9103EP Datasheet(HTML) 44 Page - Davicom Semiconductor, Inc. |
44 / 89 page DM9103 3-port switch with PCI Interface 44 Preliminary datasheet DM9103-DS-P02 September 26, 2007 6.3.2.2 Transmit buffer control and buffer size Register (TDES1) Bit Name Default Description 31:11 CI 0,RW Completion Interrupt 30 ED 0,RW Ending Descriptor 29 BD 0,RW Begin Descriptor 28 FB1 0,RW Filtering Mode Bit 1 27 SF 0,RW Setup Frame 26 CAD 0,RW CRC Append Disable 25 RESERVED 0,RW Reserved 24 CHAIN 0,RW Chain Mode Must be set to 1 in application 23 RESERVED 0,RW Reserved 22 FB0 0,RW Filtering Mode Bit 0 21 IP 0,RW IP Packet Checksum Generation 20 TCP 0,RW TCP Packet Checksum Generation 19 UDP 0,RW UDP Packet Checksum Generation 18:11 RESERVED 0,RW Reserved 10:0 BL 0,RW Buffer Length Bit Name Default Description 31:0 BUFADR 0,RW Buffer start address bit 31:00 6.3.2.4 Next descriptor Address Register (TDES3) Bit Name Default Description 31:0 NADR 0,RO Next descriptor address, bit 2~0 should be set 0. |
Similar Part No. - DM9103EP |
|
Similar Description - DM9103EP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |