CY7C1049CV33
Document #: 38-05006 Rev. *G
Page 7 of 12
AC Switching Characteristics
Over the Operating Range [5]
Parameter
Description
-10
-12
-15
Unit
Min
Max
Min
Max
Min
Max
Read Cycle
tpower[6]
VCC(typical) to the first access
100
100
100
μs
tRC
Read Cycle Time
10
12
15
ns
tAA
Address to Data Valid
10
12
15
ns
tOHA
Data Hold from Address Change
3
3
3
ns
tACE
CE LOW to Data Valid
10
12
15
ns
tDOE
OE LOW to Data Valid
5
6
7
ns
tLZOE
OE LOW to Low-Z
0
0
0
ns
tHZOE
OE HIGH to High-Z[7, 8]
56
7
ns
tLZCE
CE LOW to Low-Z[8]
33
3
ns
tHZCE
CE HIGH to High-Z[7, 8]
56
7
ns
tPU
CE LOW to Power Up
0
0
0
ns
tPD
CE HIGH to Power Down
10
12
15
ns
Write Cycle [9, 10]
tWC
Write Cycle Time
10
12
15
ns
tSCE
CE LOW to Write End
7
8
10
ns
tAW
Address Setup to Write End
7
8
10
ns
tHA
Address Hold from Write End
0
0
0
ns
tSA
Address Setup to Write Start
0
0
0
ns
tPWE
WE Pulse Width
7
8
10
ns
tSD
Data Setup to Write End
5
6
7
ns
tHD
Data Hold from Write End
0
0
0
ns
tLZWE
WE HIGH to Low-Z[8]
33
3
ns
tHZWE
WE LOW to High-Z[7, 8]
56
7
ns
Notes
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
6. tPOWER gives the minimum amount of time that the power supply should be at stable, typical VCC values until the first memory access can be performed.
7. tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
8. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
9. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of
these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.
10. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
[+] Feedback