Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6531D Datasheet(PDF) 77 Page - Teridian Semiconductor Corporation

Part No. 71M6531D
Description  Energy Meter IC
Download  115 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TERIDIAN [Teridian Semiconductor Corporation]
Homepage  http://www.teridian.com
Logo 

71M6531D Datasheet(HTML) 77 Page - Teridian Semiconductor Corporation

Zoom Inzoom in Zoom Outzoom out
 77 / 115 page
background image
FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
v1.2
© 2005-2009 TERIDIAN Semiconductor Corporation
77
Name
Location
Reset
Wake
Dir
Description
DIO_EEX[1:0]
2008[7:6]
0
0
R/W
When set, converts DIO4 and DIO5 to interface with external EEPROM. DIO4 be-
comes SDCK and DIO5 becomes bi-directional SDATA.
DIO_EEX[1:0]
Function
00
Disable EEPROM interface
01
2-Wire EEPROM interface
10
3-Wire EEPROM interface
11
not used
DIO_PV
2008[2]
0
0
R/W
Causes VARPULSE to be output on DIO7.
DIO_PW
2008[3]
0
0
R/W
Causes WPULSE to be output on DIO6.
DIO_PX
200F[3]
0
0
R/W
Causes XPULSE to be output on DIO8.
DIO_PY
200F[2]
0
0
R/W
Causes YPULSE to be output on DIO9.
EEDATA[7:0]
SFR 9E
0
0
R/W
Serial EEPROM interface data.
EECTRL[7:0]
SFR 9F
0
0
R/W
Serial EEPROM interface control.
ECK_DIS
2005[5]
0
0
R/W
Emulator clock disable. When ECK_DIS = 1, the emulator clock is disabled.
If ECK_DIS is set, the emulator and programming devices will be unable to
erase or program the device.
EQU[2:0]
2000[7:5]
0
0
R/W
Specifies the power equation to be used by the CE.
EX_XFR
EX_RTC
EX_FWCOL
EX_PLL
2002[0]
2002[1]
2007[4]
2007[5]
0
0
0
0
0
0
0
0
R/W
Interrupt enable bits. These bits enable the XFER_BUSY, the RTC_1SEC, the Firm-
WareCollision (FWCOL) and PLL interrupts. Note that if one of these interrupts is to
be enabled, its corresponding MPU EX enable must also be set. See Section 1.4.9
Interrupts for details.
FIR_LEN[1:0]
2007[3:2]
1
1
R/W
FIR_LEN[1:0] controls the length of the ADC decimation FIR filter and therefore con-
trols the time taken for each conversion.
[M40MHZ, M26MHZ]
FIR_LEN
Resulting FIR
Filter Cycles
Resulting
CK32 Cycles
Resulting
DC Gain
[00], [10], or [11]
00
138
1
0.110017
01
288
2
1.000
10
384
3
2.37037
[01]
00
186
1
0.113644
01
384
2
1.000
10
588
3
3.590363
FL_BANK[2:0]
SFR B6[2:0]
1
1
R/W
Flash bank. Memory above 32 KB is mapped to the MPU address space from 0x8000
to 0xFFFF in 32 KB banks. When MPU address[15] = 1, the address in flash is
mapped to FL_BANK[2:0], MPU Address[14:0]. FL_BANK is reset by the erase cycle.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn