Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6403 Datasheet(PDF) 53 Page - Teridian Semiconductor Corporation

Part No. 71M6403
Description  Electronic Trip Unit
Download  75 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TERIDIAN [Teridian Semiconductor Corporation]
Homepage  http://www.teridian.com
Logo 

71M6403 Datasheet(HTML) 53 Page - Teridian Semiconductor Corporation

Zoom Inzoom in Zoom Outzoom out
 53 / 75 page
background image
71M6403
Electronic Trip Unit
SEPTEMBER 2006
Page: 53 of 75
© 2006 TERIDIAN Semiconductor Corporation
REV 1.0
DIO_0[7:0]
DIO_1[7:0]
DIO_2[5:0]
SFR 80
SFR 90
SFR A0[5:0]
R/W
R/W
R/W
Port 0
Port 1
Port 2
The value on the DIO pins. Pins configured as LCD will read
zero. When written, changes data on pins configured as out-
puts. Pins configured as LCD or input will ignore writes.
DIO_FLT
2008[2]
R/W
Causes FAULT_PULSE to be output on DIO7, if DIO7 is configured as
output. LCD_NUM must be less than 15. Initialize DIO_FLT to 1.
DIO_STR
2008[3]
R/W
Causes STROBE to be output on DIO6, if DIO6 is configured as output.
LCD_NUM must be less than 16. Initialize DIO_STR to 1.
DIO_EEX
2008[4]
R/W
When set, converts DIO4 and DIO5 to interface with external
EEPROM. DIO4 becomes SCK and DIO5 becomes bi-directional SDA.
LCD_NUM must be less than 18.
EEDATA[7:0]
SFR 9E
R/W
Serial EEPROM interface data
EECTRL[7:0]
SFR 9F
R/W
Serial EEPROM interface control
ECK_DIS
2005[5]
R/W
Emulator clock disable. When one, the emulator clock is disabled.
EX_XFR
EX_ZP8
2002[0]
2002[1]
R/W
Interrupt enable bits. These bits enable the XFER_BUSY and the ZP8
interrupts to the MPU. Note that if either interrupt is to be enabled, EX6
in the 80515 must also be set.
FIR_LEN
2005[4]
R/W
The length of the ADC decimation FIR filter.
1: 22 ADC bits/3 PLLOUT cycles (384 CKFIR cycles),
0: 21 ADC bits/2 PLLOUT cycles (288 CKFIR cycles)
FLASH66Z
2005[1]
R/W
Should be set to 1 to minimize supply current.
FLSH_ERASE
SFR 94
W
Flash Erase Initiate
FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or
the Flash Page Erase cycle. Specific patterns are expected for
FLSH_ERASE in order to initiate the appropriate Erase cycle.
(default = 0x00).
0x55 – Initiate Flash Page Erase cycle. Must be preceded by a write to
FLSH_PGADR @ SFR 0xB7.
0xAA – Initiate Flash Mass Erase cycle. Must be preceded by a write to
FLSH_MEEN @ SFR 0xB2 and the debug (CC) port must be
enabled.
Any other pattern written to FLSH_ERASE will have no effect.
FLSH_MEEN
SFR B2[1]
W
Mass Erase Enable
0 – Mass Erase disabled (default).
1 – Mass Erase enabled.
Must be re-written for each new Mass Erase cycle.
FLSH_PGADR
SFR B7[7:1]
W
Flash Page Erase Address
FLSH_PGADR[6:0] – Flash Page Address (page 0 thru 127) that will be
erased during the Page Erase cycle. (default = 0x00).
Must be re-written for each new Page Erase cycle.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn