Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

71M6403 Datasheet(PDF) 44 Page - Teridian Semiconductor Corporation

Part No. 71M6403
Description  Electronic Trip Unit
Download  75 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TERIDIAN [Teridian Semiconductor Corporation]
Homepage  http://www.teridian.com
Logo 

71M6403 Datasheet(HTML) 44 Page - Teridian Semiconductor Corporation

Zoom Inzoom in Zoom Outzoom out
 44 / 75 page
background image
71M6403
Electronic Trip Unit
SEPTEMBER 2006
Page: 44 of 75
© 2006 TERIDIAN Semiconductor Corporation
REV 1.0
FUNCTIONAL DESCRIPTION
System Timing Summary
Figure 9 summarizes the timing relationships between the input MUX states. In this example, MUX_DIV=0 (six mux states) and
FIR_LEN = 0 (2 PLLOUT cycles). Since FIR filter conversions require two or three PLLOUT cycles, the duration of each MUX
cycle is 1 + 2 * states defined by MUX_DIV if FIR_LEN = 0, and 1 + 3 * states defined by MUX_DIV if FIR_LEN = 1. Followed by
the conversions is a single PLLOUT cycle.
Each CE program pass begins when MUX_SYNC falls. Depending on the length of the CE program, it may continue running
until the end of the ADC5 conversion. CE opcodes are constructed to ensure that all CE code passes consume exactly the same
number of cycles. The result of each ADC conversion is inserted into the CE DRAM when the conversion is complete. The CE
code is designed to tolerate sudden changes in ADC data. The exact CK count when each ADC value is loaded into DRAM is
shown in Figure 9.
Figure 9 also shows that the two serial data streams, RTM and SSI, begin transmitting at the beginning of MUX_SYNC. RTM,
consisting of 140 CK cycles, will always finish before the next code pass starts. The SSI port begins transmitting at the same
time as RTM, but may significantly overrun the next code pass if a large block of data is required. Neither the CE nor the SSI
port will be affected by this overlap.
PLLOUT
MUX STATE
0
MUX_DIV Conversions (MUX_DIV=4 is shown)
Settle
ADC MUX Frame
ADC EXECUTION
S
MUX_SYNC
S
CE_EXECUTION
MAX CK COUNT
0
450
150
900
1350
1800
ADC0
ADC1
ADC2
ADC3
CK COUNT = CE_CYCLES + floor((CE_CYCLES + 2) / 5)
ADC, CE and SERIAL TIMING
NOTES:
1. ALL DIMENSIONS ARE 5MHZ CK COUNTS.
2. THE PRECISE FREQUENCY OF CK COUNTS IS 150*CRYSTAL FREQUENCY = 4.9152MHz.
.
ADC TIMING
CE TIMING
12
3
Figure 9: Timing Relationship between ADC MUX, CE, and Serial Transfers


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn