Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TB62701AN Datasheet(PDF) 6 Page - Marktech Corporate

Part No. TB62701AN
Description  16BIT SHIFT REGISTER, LATCH & CONSTANT CURRENT DRIVERS
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MARKTECH [Marktech Corporate]
Direct Link  http://www.marktechopto.com
Logo MARKTECH - Marktech Corporate

TB62701AN Datasheet(HTML) 6 Page - Marktech Corporate

Back Button TB62701AN Datasheet HTML 2Page - Marktech Corporate TB62701AN Datasheet HTML 3Page - Marktech Corporate TB62701AN Datasheet HTML 4Page - Marktech Corporate TB62701AN Datasheet HTML 5Page - Marktech Corporate TB62701AN Datasheet HTML 6Page - Marktech Corporate TB62701AN Datasheet HTML 7Page - Marktech Corporate TB62701AN Datasheet HTML 8Page - Marktech Corporate TB62701AN Datasheet HTML 9Page - Marktech Corporate TB62701AN Datasheet HTML 10Page - Marktech Corporate  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
541
120 Broadway • Menands, New York 12204
Toll Free:
(800) 98-4LEDS • Fax: (518) 432-7454
marktech
optoelectronics
T
TT
T
TOSHIB
OSHIB
OSHIB
OSHIB
OSHIBA Bi-CMOS
A Bi-CMOS
A Bi-CMOS
A Bi-CMOS
A Bi-CMOS
Constant Cur
Constant Cur
Constant Cur
Constant Cur
Constant Currrrrrent Interf
ent Interf
ent Interf
ent Interf
ent Interface Dri
ace Dri
ace Dri
ace Dri
ace Drivvvvver
er
er
er
er
For up-to-date product info visit our web site at www.marktechopto.com
All specifications subject to change.
TB62701AN
TB62701AN
TB62701AN
TB62701AN
TB62701AN
Switching Characteristics:
DC Characteristic Test Circuit:
AC Characteristic Test Circuit:
CHARACTERISTIC
SYMBOL
TEST CONDITION
MIN.
TYP.
MAX.
UNIT
Propagation
Delay Time
("L" to "H")
CK-S-OUT
t
PLH
VDD = 5.0V
VCE = 1.0V
VIH = VDD
VIL = GND
fCK = 2MHz
REXT = 560
IOUT = 30mA
95
500
ns
CK-OUTn
130
500
LATCH-OUTn
130
500
EN-OUTn
130
500
Propagation
Delay Time
("H" to "L")
CK-S-OUT
t
PLH
95
720
ns
CK-OUTn
130
500
LATCH-OUTn
130
500
EN-OUTn
130
500
Maximum Clock Frequency
fMAX(*1)
2.0
2.5
MHz
Minimum
Pulse
Width
CLK
tw CLK
45
80
ns
LATCH
tw LAT
10
50
Data Set Up Time
tsetup (D)
17
50
ns
Data Hold Time
thold (D)
-7
10
Latch Set Up
Time
LH
tLATsetup
70
200
ns
HL
70
200
Latch Hold
Time
LH
tLAThold
-70
50
ns
HL
-70
50
Maximum Clock Rise Time
tr
10
µs
Maximum Clock Fall Time
tf
10
Maximum Output Rise Time
tor
35
80
ns
Maximum Output Fall Time
tof
40
80
ns


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn