Electronic Components Datasheet Search |
|
IDT82V3002A Datasheet(PDF) 8 Page - Integrated Device Technology |
|
IDT82V3002A Datasheet(HTML) 8 Page - Integrated Device Technology |
8 / 29 page PIN DESCRIPTION 8 October 15, 2008 IDT82V3002A WAN PLL WITH DUAL REFERENCE INPUT HOLDOVER (CMOS) O 52 Holdover Indicator. This output goes to a logic high whenever the DPLL goes into Holdover Mode. NORMAL (CMOS) O 46 Normal Indicator. This output goes to a logic high whenever the DPLL goes into Normal Mode. FREERUN (CMOS) O 51 Freerun Indicator. This output goes to a logic high whenever the DPLL goes into Freerun Mode. MON_out O 7 Monitor Reference Out Of Capture Range. A logic high at this pin indicates that the reference is off the nominal frequency by more than ±12 ppm. C32o (CMOS) O 25 Clock 32.768 MHz. This output is a 32.768 MHz clock used for ST-BUS operation. C16o (CMOS) O 24 Clock 16.384 MHz. This output is a 16.384 MHz clock used for ST-BUS operation. C8o (CMOS) O 23 Clock 8.192 MHz. This output is an 8.192 MHz clock used for ST-BUS operation. C4o (CMOS) O 20 Clock 4.096 MHz. This output is a 4.096 MHz clock used for ST-BUS operation. C2o (CMOS) O 17 Clock 2.048 MHz. This output is a 2.048 MHz clock used for ST-BUS operation. C3o (CMOS) O 16 Clock 3.088 MHz. This output is a 3.088 MHz clock used for T1 applications. C1.5o (CMOS) O 15 Clock 1.544 MHz. This output is a 1.544 MHz clock used for T1 applications. C6o (CMOS) O 14 Clock 6.312 MHz. This output is a 6.312 MHz clock used for DS2 applications. F32o (CMOS) O 40 Frame Pulse ST-BUS 8.192 Mb/s. This is an 8 kHz 31 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 8.192 Mb/s. F16o (CMOS) O 39 Frame Pulse ST-BUS 8.192 Mb/s. This is an 8 kHz 61 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 8.192 Mb/s. F8o (CMOS) O 36 Frame Pulse. This is an 8 kHz 122 ns active high framing pulse, which marks the beginning of a frame. F0o (CMOS) O 33 Frame Pulse ST-BUS 2.048 Mb/s. This is an 8 kHz 244 ns active low framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS operation at 2.048 Mb/s and 4.096 Mb/s. RSP (CMOS) O 41 Receive Sync Pulse. This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of an ST-BUS frame. This is typically used to connect to Siemens MUNICH-32 device. TSP (CMOS) O 42 Transmit Sync Pulse. This is an 8 kHz 488 ns active high framing pulse, which marks the beginning of an ST-BUS frame. This is typically used to connect to Siemens MUNICH-32 device. TDO (CMOS) O 29 Test Serial Data Out. JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state if JTAG scan is not enabled. TDI I 32 Test Serial Data In. JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to VDDD. Table - 1 Pin Description (Continued) Name Type Pin Number Description |
Similar Part No. - IDT82V3002A_08 |
|
Similar Description - IDT82V3002A_08 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |