Electronic Components Datasheet Search |
|
AD9122BCPZRL Datasheet(PDF) 3 Page - Analog Devices |
|
AD9122BCPZRL Datasheet(HTML) 3 Page - Analog Devices |
3 / 56 page AD9122 Rev. 0 | Page 3 of 56 FUNCTIONAL BLOCK DIAGRAM MULTICHIP SYNCHRONIZATION D15P—D15N D0P—D0N FIFO HB1 HB2 HB3 NCO AND MOD fDATA/2 PRE MOD INTERNAL CLOCK TIMING AND CONTROL LOGIC 16 16 10 16 16 I OFFSET Q OFFSET INV SINC AUX 1.2G DAC 1 16-BIT IOUT1P IOUT1N AUX 1.2G DAC 1 16-BIT IOUT2P IOUT2N REF AND BIAS FSADJ DACCLKP DACCLKN REFCLKP REFCLKN REFIO 10 10 DAC CLK SERIAL INPUT/OUTPUT PORT PROGRAMMING REGISTERS POWER-ON RESET 0 1 CLOCK MULTIPLIER (2× TO 16×) CLK RCVR CLK RCVR PLL CONTROL SYNC DAC CLK_SEL DAC_CLK PLL_LOCK DCI FRAME Figure 2. AD9122 Functional Block Diagram |
Similar Part No. - AD9122BCPZRL |
|
Similar Description - AD9122BCPZRL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |