Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC33596 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

Part No. MC33596
Description  PLL Tuned UHF Receiver for Data Transfer Applications
Download  70 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo 

MC33596 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Zoom Inzoom in Zoom Outzoom out
 10 / 70 page
background image
MC33596 Data Sheet, Rev. 4
State Machine
Freescale Semiconductor
10
Refer to Section 10, “State Machine,” and to Figure 2 for more details about all the conditions that must
be complied with in order to change between two selected modes.
The data transfer protocol for each mode is described in the following section.
10
State Machine
This section describes how the MC33596 controller executes sequences of operations, relative to the
selected mode. The controller is a finite state machine, clocked at Tdigclk. An overview is presented in
Figure 2 (note that some branches refer to other diagrams that provide more detailed information).
There are three different modes: configuration, receive, and standby/LVD. Each mode is exclusive and can
be entered in different ways, as follows.
External signal: CONFB for configuration mode
External signal and configuration bits: CONFB and TRXE for all other modes,
External signal and internal conditions: see Figure 3 and Figure 12 for information on how to
enter standby/LVD mode
After a Power-on Reset (POR), the circuit is in standby mode (see Figure 2) and the configuration register
contents are set to the reset value.
At any time, a low level applied to CONFB forces the finite state machine into configuration mode,
whatever the current state. This is not always shown in state diagrams, but must always be considered.
Refer to (Section 14, “Power-On Reset and MC33596 Startup”) for timing sequence between standy mode
and configuration mode.
Table 5. Serial Digital Interface Feature versus Selected Mode
Selected Mode
MC33596 Digital Interface Use
Configuration
SPI slave, data received on MOSI, SCLK from MCU, MISO is output (SEB=0)
Receive
DME = 1
SPI master, data sent on MOSI with clock on SCLK (SEB=0)
DME = 0
SPI deselected, received data are directly sent to MOSI (SEB=0)
Standby / LVD
SPI deselected, all I/O are high impedance (SEB =1)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn