Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC33596 Datasheet(PDF) 42 Page - Freescale Semiconductor, Inc

Part No. MC33596
Description  PLL Tuned UHF Receiver for Data Transfer Applications
Download  70 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo 

MC33596 Datasheet(HTML) 42 Page - Freescale Semiconductor, Inc

Zoom Inzoom in Zoom Outzoom out
 42 / 70 page
background image
MC33596 Data Sheet, Rev. 4
Bank Access and Register Mapping
Freescale Semiconductor
42
Bits RSSI[3:0] contain the result of the analog-to-digital conversion of the signal measured at the IF filter
output.
17
Bank Access and Register Mapping
Registers are physically mapped following a byte organization. The possible address space is 32 bytes. The
base address is specified in the command byte. This is then incremented internally to address each register,
up to the number of registers specified by N[1:0], also specified by this command byte. All registers can
then be scanned, whatever the type of transmission (read or write); however, writing to read-only bits or
registers has no effect. When the last implemented address is reached, the internal address counter
automatically loops back to the first mapped address ($00).
At any time, it is possible to write or read the content of any register of Bank A and Bank B. Register access
is defined as follows:
R/W
Bit can be read and written.
R
Bit can be read. Write has no effect on bit value.
RR
Bit can be read. Read or write resets the value.
R [A]
Bit can be read. This returns the same value as Bank A.
RR [A]
Bit can be read. This returns the same value as Bank A. Read or write resets the value.
Table 20. Access to Specific Bits
Bit
Bank
Byte
Access
Comment
RESET
A
CONFIG1
R/W
Available in BANKA.
OLS
A, B
CONFIG3
R-R[A]
Bit value is the real time status of the PLL, BANKA,
and BANKB access reflect the same value.
LDVS
A, B
CONFIG3
RR-RR[A}
Bit value is the latched value of the low-voltage
detector. Read or write from any bank resets value.
SOE
A, B
CONFIG2
R/W-R[A}
SOE can be modified in BANKA. Access from BANKB
reflects BANKA value.
RSSIx
A, B
RSSI
R-R[A}
RSSI value is directly read from RSSI converter.
Reflected value is the same whatever the active byte.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn