Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HM5212165FLTD-75 Datasheet(PDF) 27 Page - Elpida Memory

Part # HM5212165FLTD-75
Description  128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword16-bit4-bank/4-Mword8-bit4-bank PC/133, PC/100 SDRAM
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

HM5212165FLTD-75 Datasheet(HTML) 27 Page - Elpida Memory

Back Button HM5212165FLTD-75 Datasheet HTML 23Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 24Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 25Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 26Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 27Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 28Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 29Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 30Page - Elpida Memory HM5212165FLTD-75 Datasheet HTML 31Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 62 page
background image
HM5212165FLTD/HM5212805FLTD-75/A60/B60
Data Sheet E0180H10
27
Write command to Write command interval:
1. Same bank, same ROW address: When another write command is executed at the same ROW address of
the same bank as the preceding write command, the second write can be performed after an interval of no less
than 1 clock. In the case of burst writes, the second write command has priority.
WRITE to WRITE Command Interval (same ROW address in same bank)
CLK
Command
Din
in B3
Address
in B1
in B2
BS
ACTV
Row
Column A
WRIT
WRIT
Column B
in A0
in B0
Bank0
Active
Column =A
Write
Column =B
Write
Burst Write Mode
Burst Length = 4
Bank 0
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands
cannot be executed; it is necessary to separate the two write commands with a precharge command and a
bank-active command.
3. Different bank: When the bank changes, the second write can be performed after an interval of no less than
1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second write
command has priority.
WRITE to WRITE Command Interval (different bank)
CLK
Command
Din
in B3
Address
in B1
in B2
BS
ACTV
Row 0
Row 1
ACTV
WRIT
Column A
in A0
in B0
Bank0
Active
Bank3
Active
Bank0
Write
Bank3
Write
WRIT
Column B
Burst Write Mode
Burst Length = 4


Similar Part No. - HM5212165FLTD-75

ManufacturerPart #DatasheetDescription
logo
Hitachi Semiconductor
HM5212165FLTD-75 HITACHI-HM5212165FLTD-75 Datasheet
859Kb / 63P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM
More results

Similar Description - HM5212165FLTD-75

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
HM5212165FTD-75 ELPIDA-HM5212165FTD-75 Datasheet
570Kb / 62P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword 횞 16-bit 횞 4-bank/4-Mword 횞 8-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5225165B ELPIDA-HM5225165B Datasheet
462Kb / 63P
   256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5257165B ELPIDA-HM5257165B Datasheet
463Kb / 62P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5259165B ELPIDA-HM5259165B Datasheet
368Kb / 63P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5264165F-75 ELPIDA-HM5264165F-75 Datasheet
514Kb / 65P
   64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword 횞 16-bit 횞 4-bank/2-Mword 횞 8-bit 횞 4-bank /4-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5425161B ELPIDA-HM5425161B Datasheet
489Kb / 65P
   256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank
HM52Y25165B-B6 ELPIDA-HM52Y25165B-B6 Datasheet
363Kb / 60P
   256M SDRAM 100 MHz 4-Mword 횞 16-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank
logo
Hitachi Semiconductor
HM5212165F HITACHI-HM5212165F Datasheet
859Kb / 63P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM
HM5212325F HITACHI-HM5212325F Datasheet
62Kb / 13P
   128M LVTTL interface SDRAM 100 MHz 1-Mword x 32-bit x 4-bank PC/100 SDRAM
HM5212325FBPC HITACHI-HM5212325FBPC Datasheet
58Kb / 13P
   128M LVTTL interface SDRAM 100 MHz 1-Mword x 32-bit x 4-bank PC/100 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com