Electronic Components Datasheet Search |
|
XR16M680IM48 Datasheet(PDF) 11 Page - Exar Corporation |
|
XR16M680IM48 Datasheet(HTML) 11 Page - Exar Corporation |
11 / 57 page XR16M680 11 REV. 1.0.0 1.62V TO 3.63V HIGH PERFORMANCE UART WITH 32-BYTE FIFO 2.3 Device Reset The RESET input resets the internal registers and the serial interface outputs to their default state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset function in the device. Following a power-on reset or an external reset, the M680 is software compatible with previous generation of UARTs, XR16L580 and ST16C550. 2.4 Internal Registers The M680 has a set of 16550 compatible registers for controlling, monitoring and data loading and unloading. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM/DLD), and a user accessible scratchpad register (SPR). Beyond the general 16C550 features and capabilities, the M680 offers enhanced feature registers (EFR, Xon1/ Xoff 1, Xon2/Xoff 2, DLD, FCTR, EMSR and FC) that provide automatic RTS and CTS hardware flow control, automatic Xon/Xoff software flow control, 9-bit (Multidrop) mode, auto RS-485 half duplex control, different baud rate for TX and RX and fractional baud rate generator. All the register functions are discussed in full detail later in “Section 3.0, UART INTERNAL REGISTERS” on page 25. 2.5 INT Ouput The interrupt outputs change according to the operating mode and enhanced features setup. Table 1 and 2 summarize the operating behavior for the transmitter and receiver. Also see Figure 22 through 25. NOTE: The IRQ# pin requires a pull-up resistor for proper operation. TABLE 1: INT PIN OPERATION FOR TRANSMITTER FCR BIT-0 = 0 (FIFO DISABLED) FCR BIT-0 = 1 (FIFO ENABLED) INT Pin (16/68# = 1) LOW = One byte in THR HIGH = THR empty LOW = FIFO above trigger level HIGH = FIFO below trigger level or FIFO empty IRQ# Pin (16/68# = 0) HIGH = One byte in THR LOW = THR empty HIGH = FIFO above trigger level LOW = FIFO below trigger level or FIFO empty TABLE 2: INT PIN OPERATION FOR RECEIVER FCR BIT-0 = 0 (FIFO DISABLED) FCR BIT-0 = 1 (FIFO ENABLED) INT Pin (16/68# = 1) HIGH = One byte in RHR LOW = RHR empty LOW = FIFO below trigger level HIGH = FIFO above trigger level or RX Data Timeout IRQ# Pin (16/68# = 0) LOW = One byte in RHR HIGH = RHR empty HIGH = FIFO below trigger level LOW = FIFO above trigger level or RX Data Timeout |
Similar Part No. - XR16M680IM48 |
|
Similar Description - XR16M680IM48 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |