Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SC7314S Datasheet(PDF) 7 Page - Silan Microelectronics Joint-stock

Part No. SC7314S
Description  4CH OUTPUT STEREO AUDIO PROCESSOR WITH 4 STEREO INPUTS AND TONE/VOLUME CONTROL
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILAN [Silan Microelectronics Joint-stock]
Direct Link  http://www.silan.com.cn
Logo SILAN - Silan Microelectronics Joint-stock

SC7314S Datasheet(HTML) 7 Page - Silan Microelectronics Joint-stock

Back Button SC7314S Datasheet HTML 3Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 4Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 5Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 6Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 7Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 8Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 9Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 10Page - Silan Microelectronics Joint-stock SC7314S Datasheet HTML 11Page - Silan Microelectronics Joint-stock Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
SC7314
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
REV:1.1
2007.09.25
Http: www.silan.com.cn
Page 7 of 14
APPLICATION NOTES
1. I2c bus interface
Data transmission from microprocessor to the SC7314 and viceversa takes place through the 2 wires I
2C BUS
interface, consisting of the two lines SDA and SCL(pull-up resistors to positive supply voltage must be
connected).
2.Data validity
As shown in Figure 17, the data of the SDA line must be stable during the high period of the clock. The HIGH
and LOW state of the data line can only change when the clock signal on the SCL line is LOW.
Fig. 17 Data Validity on the I
2C BUS
3. Start and stop conditions
As shown in Figure 18, a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The
stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.
//
//
SCL
SDA
start
stop
I
2C
BUS
Fig. 18 Timing diagram of I
2C BUS
4. Byte format
Every byte transferred on the SDA line must obtain 8 bits. Each byte must be followed by the an acknowledge
bit. The MSB is transferred first.
5. Acknowledge
The master (microprocessor) puts a resistive HIGH level on the SDA line during the acknowledge clock
pulse(see Figure 19). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.
The audioprocessor which has been addressed has to generate an acknowledge after the reception of each
byte, otherwise the SDA line remain at the HIGH level during the ninth clock pulse time. In this case the master
transmitter can generate the STOP information in order to abort the transfer.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn