Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD8155 Datasheet(PDF) 20 Page - Analog Devices

Part No. AD8155
Description  6.5 Gbps Dual Buffer Mux/Demux
Download  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD8155 Datasheet(HTML) 20 Page - Analog Devices

Back Button AD8155 Datasheet HTML 16Page - Analog Devices AD8155 Datasheet HTML 17Page - Analog Devices AD8155 Datasheet HTML 18Page - Analog Devices AD8155 Datasheet HTML 19Page - Analog Devices AD8155 Datasheet HTML 20Page - Analog Devices AD8155 Datasheet HTML 21Page - Analog Devices AD8155 Datasheet HTML 22Page - Analog Devices AD8155 Datasheet HTML 23Page - Analog Devices AD8155 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 36 page
background image
AD8155
Rev. 0 | Page 20 of 36
LOSS OF SIGNAL (LOS)
The serial control interface allows access to the AD8155 loss of
signal features (LOS is not available in pin control mode). Each
receiver includes a low power, loss-of-signal detector. The loss-
of-signal circuit monitors the received data stream and generates a
system interrupt when the received signal power falls below a
fixed threshold. The threshold is 50 mV p-p diff, referred to the
input pins. The LOS circuit monitors the equalized receive wave-
form and integrates the rms power of the equalized waveform
over a selectable interval of either 2 ns or 10 ns. The detectors are
enabled on a per-port basis with Bit 0 of the RXA/B/C LOS control
registers (0x51, 0x91, 0xD1).
By default, when the receiver detects an LOS event, it squelches
its associated transmitter, lowering the output current to
submicroamps. This prevents the high gain, wide bandwidth
signal path from turning low level system noise on an undriven
input pair into a source of hostile crosstalk at the transmitter.
The squelch feature can be disabled with Bit 3 of the global
squelch control register (0x04).
The LOS_INT pin evaluates a logical OR of all LOS status
register bits for all enabled receivers (LOS status registers are
located at 0x45, 0x85, and 0xC5). The upper two bits in the
RXA, RXB, and RXC LOS status registers are sticky, whereas
the two LSBs are continuously updated to indicate the instantan-
eous status of LOS for an enabled receiver. The sticky bits are
cleared by writing 0 to the RXA, RXB, and RXC LOS status
registers. The LOS_INT pin remains high after an LOS event
until all sticky registers are cleared and all active status registers
(for example, Bits[1:0]) read 0. The LOS_INT pin requires that
an initialization sequence be enabled (see the Applications
Information section).
The LOS_INT pin can be used to generate an interrupt for the
system control software. In a standard implementation, when
LOS_INT goes high, the system software registers the interrupt
and polls the RXA, RXB, and RXC LOS status registers to
determine which input lost signal and whether the signal has
been restored.
Table 14. Global Loss-of-Signal Squelch Control Register
Address
Default
Register Name
Bit
Bit Name
Functionality Description
0x04
0x0F
Global Squelch Ctrl
7:4
Reserved
Set to 0
3
GSQLCH_ENB
0: LOS auto squelch disabled
1: LOS auto squelch enabled
2:0
Reserved
Set to 1
Table 15. Port-Level Loss-of-Signal Control Registers
Address
Port
Default
Register Name
Bit
Bit Name
Functionality Description
0x51
Port A
0x05
RX[A/B/C] LOS
control
7:3
Reserved
Set to 0
0x91
Port B
0x05
2
LOS_FILT
0: LOS filter time constant = 2 ns
0xD1
Port C
0x05
1: LOS filter time constant = 10 ns
1
Reserved
Set to 0
0
LOS_ENB
0: LOS disabled
1: LOS enabled
Table 16. Port-Level Loss-of-Signal Status Registers
Address
Port
Default
Register Name
Bit
Bit Name
Functionality Description
0x45
Port A
Read only
7:6
Reserved
0x85
0xC5
Port B
Port C
Write 0 to clear
RX[A/B/C] LOS
status
5:4
LOS[A/B/C][1:0]
sticky
00: LOS event has not occurred.
01: LOS event has occurred on Lane 0.
10: LOS event has occurred on Lane 1.
11: LOS event has occurred on both lanes.
Read only; write 0 to clear.
3:2
Reserved
1:0
LOS[A/B/C][1:0]
active
00: active signals on both lanes.
01: inactive signal on Lane 0.
10: inactive signal on Lane 1.
11: inactive signals on both lanes.
Read only.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn