Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7357YRUZ Datasheet(PDF) 16 Page - Analog Devices

Part No. AD7357YRUZ
Description  Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7357YRUZ Datasheet(HTML) 16 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
AD7357
Rev. 0 | Page 16 of 20
FULL POWER-DOWN MODE
This mode is intended for use in applications where throughput
rates slower than those in the partial power-down mode are
required, as power-up from a full power-down takes substantially
longer than that from a partial power-down. This mode is more
suited to applications where a series of conversions performed
at a relatively high throughput rate are followed by a long period
of inactivity and, thus, power-down. When the AD7357 is in
full power-down, all analog circuitry is powered down. Full
power-down is entered in a way that is similar to partial power-
down, except that the timing sequence shown in Figure 25 must be
executed twice. The conversion process must be interrupted in a
similar fashion by bringing CS high anywhere after the second
falling edge of SCLK and before the 10th falling edge of SCLK.
The device enters partial power-down mode at this point.
To reach full power-down, the next conversion cycle must be
interrupted in the same way, as shown in Figure 27. When CS
has been brought high in this window of SCLKs, the part
completely powers down.
Note that it is not necessary to complete the 16 SCLKs once CS
has been brought high to enter a power-down mode.
To exit full power-down mode and power up the AD7357, perform
a dummy conversion, such as powering up from partial power-
down. On the falling edge of CS, the device begins to power up,
as long as CS is held low until after the falling edge of the 10th
SCLK. The required power-up time must elapse before a con-
version can be initiated, as shown in
.
Figure 28
SCLK
CS
SDATAA
SDATAB
INVALID DATA
VALID DATA
110
14
14
1
THE PART BEGINS
TO POWER UP.
THE PART IS FULLY
POWERED UP; SEE THE
POWER-UP TIMES
SECTION.
tPOWER-UP1
Figure 26. Exiting Partial Power-Down Mode
THREE-STATE
110
14
2
SCLK
CS
SDATAA
SDATAB
THREE-STATE
110
2
INVALID DATA
INVALID DATA
THE P
14
ART BEGINS
TO POWER UP.
THE PART ENTERS
PARTIAL POWER DOWN.
THE PART ENTERS
FULL POWER DOWN.
Figure 27. Entering Full Power-Down Mode
SCLK
SDATAA
SDATAB
INVALID DATA
VALID DATA
1
10
14
14
1
THE PART BEGINS
TO POWER UP.
THE PART IS FULLY POWERED UP,
SEE POWER-UP TIMES SECTION.
tPOWER-UP2
CS
Figure 28. Exiting Full Power-Down Mode


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn