Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CS8421-CZZR Datasheet(PDF) 20 Page - Cirrus Logic

Part # CS8421-CZZR
Description  32-bit, 192 kHz Asynchronous Sample Rate Converter
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8421-CZZR Datasheet(HTML) 20 Page - Cirrus Logic

Back Button CS8421-CZZR Datasheet HTML 16Page - Cirrus Logic CS8421-CZZR Datasheet HTML 17Page - Cirrus Logic CS8421-CZZR Datasheet HTML 18Page - Cirrus Logic CS8421-CZZR Datasheet HTML 19Page - Cirrus Logic CS8421-CZZR Datasheet HTML 20Page - Cirrus Logic CS8421-CZZR Datasheet HTML 21Page - Cirrus Logic CS8421-CZZR Datasheet HTML 22Page - Cirrus Logic CS8421-CZZR Datasheet HTML 23Page - Cirrus Logic CS8421-CZZR Datasheet HTML 24Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 38 page
background image
20
DS641F2
CS8421
4.3
Sample Rate Converter (SRC)
Multirate digital signal processing techniques are used to conceptually upsample the incoming data to a very
high rate and then downsample to the outgoing rate. The internal data path is 32-bits wide even if a lower
bit depth is selected at the output. The filtering is designed so that a full input audio bandwidth of 20 kHz is
preserved if the input sample and output sample rates are greater than or equal to 44.1 kHz. When the out-
put sample rate becomes less than the input sample rate, the input is automatically band-limited to avoid
aliasing products in the output. Careful design ensures minimum ripple and distortion products are added
to the incoming signal. The SRC also determines the ratio between the incoming and outgoing sample rates
and sets the filter corner frequencies appropriately. Any jitter in the incoming signal has little impact on the
dynamic performance of the rate converter and has no influence on the output clock.
4.3.1
Data Resolution and Dither
When using the serial audio input port in Left-Justified and I²S Modes, all input data is treated as 32-bits
wide. Any truncation that has been done prior to the CS8421 to less than 32-bits should have been done
using an appropriate dithering process. If the serial audio input port is in Right-Justified Mode, the input
data will be truncated to the bit depth set by SAIF pin setting. If the SAIF bit depth is set to 16-, 20-, or 24-
bits, and the input data is 32-bits wide, truncation distortion will occur. Similarly, in any serial audio input
port mode, if an inadequate number of bit clocks are entered (i.e. 16 clocks instead of 20 clocks), the input
words will be truncated, causing truncation distortion at low levels. In summary, there is no dithering
mechanism on the input side of the CS8421, and care must be taken to ensure that no truncation occurs.
Dithering is used internally where appropriate inside the SRC block.
The output side of the SRC can be set to 16-, 20-, 24-, or 32-bits. Dithering is applied and is automatically
scaled to the selected output word length. This dither is not correlated between left and right channels.
4.3.2
SRC Locking and Varispeed
The SRC calculates the ratio between the input sample rate and the output sample rate and uses this in-
formation to set up various parameters inside the SRC block. The SRC takes some time to make this cal-
culation, approximately 4200/Fso (8.75 ms at Fso of 48 kHz).
If Fsi is changing, as in a varispeed application, the SRC will track the incoming sample rate. During this
tracking mode, the SRC will still rate convert the audio data, but at increased distortion levels. Once the
incoming sample rate is stable, the SRC will return to normal levels of audio quality. The data buffer in the
SRC can overflow if the input sample rate changes at greater than 10%/sec. There is no provision for
varispeed applications where Fso is changing.
The SRC_UNLOCK pin is used to indicate when the SRC is not locked. When RST is asserted, or if there
is a change in Fsi or Fso, SRC_UNLOCK will be set high. The SRC_UNLOCK pin will continue to be high
until the SRC has reacquired lock and settled, at which point it will transition low. When the
SRC_UNLOCK pin is set low, SDOUT is outputting valid audio data. This can be used to signal a DAC to
unmute its output.
4.3.3
Bypass Mode
When the BYPASS pin is set high, the input data bypasses the sample rate converter and is sent directly
to the serial audio output port. No dithering is performed on the output data. This mode is ideal for passing
non-audio data through without a sample-rate conversion. ILRCK and OLRCK should be the same sam-
ple rate and synchronous in this mode.


Similar Part No. - CS8421-CZZR

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS8421-CZZR CIRRUS-CS8421-CZZR Datasheet
646Kb / 36P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZR CIRRUS-CS8421-CZZR Datasheet
658Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421-CZZR CIRRUS-CS8421-CZZR Datasheet
674Kb / 36P
   32-bit, 192-kHz Asynchronous Sample Rate Converter
More results

Similar Description - CS8421-CZZR

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS8421 CIRRUS-CS8421_06 Datasheet
658Kb / 38P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
CS8421 CIRRUS-CS8421_10 Datasheet
674Kb / 36P
   32-bit, 192-kHz Asynchronous Sample Rate Converter
CS8421 CIRRUS-CS8421 Datasheet
646Kb / 36P
   32-bit, 192 kHz Asynchronous Sample Rate Converter
logo
Texas Instruments
SRC4190-Q1 TI1-SRC4190-Q1 Datasheet
1Mb / 29P
[Old version datasheet]   192-kHz STEREO ASYNCHRONOUS SAMPLE-RATE CONVERTER
logo
Analog Devices
AD1895 AD-AD1895 Datasheet
1Mb / 24P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. B
AD1896 AD-AD1896_15 Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
AD1896 AD-AD1896 Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
logo
Cirrus Logic
CS8422 CIRRUS-CS8422 Datasheet
1Mb / 82P
   24-bit, 192 kHz, Asynchronous Sample Rate Converter with
logo
Analog Devices
AD1896AYRSZ AD-AD1896AYRSZ Datasheet
1Mb / 28P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. A
AD1895 AD-AD1895_15 Datasheet
860Kb / 24P
   192 kHz Stereo Asynchronous Sample Rate Converter
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com