Electronic Components Datasheet Search |
|
MAX15023ETG+ Datasheet(PDF) 14 Page - Maxim Integrated Products |
|
MAX15023ETG+ Datasheet(HTML) 14 Page - Maxim Integrated Products |
14 / 28 page Wide 4.5V to 28V Input, Dual-Output Synchronous Buck Controller 14 ______________________________________________________________________________________ the error amplifier. The duration of the soft-start ramp is 2048 switching cycles and the resolution is 1/64 of the steady-state regulation voltage. This allows a smooth increase of the output voltage. A logic-low on each EN_ initiates a soft-stop sequence by stepping down the ref- erence voltage of the error amplifier. After the soft-stop sequence is completed, the MOSFET drivers are both turned off. See Figure 1 for more detail. Connect EN1 and EN2 to VCC for always-on operation. Owing to their accurate turn-on and turn–off thresholds, EN1 and EN2 can be used as a UVLO adjustment input and for power sequencing together with the PGOOD_ outputs. (See the Setting the Enable Input (EN_) section). The adaptive action in the soft-start becomes visible if the cycle-by-cycle, low-side, source peak current limit is reached during the soft-start ramping sequence. In this case, the rate-of-rise of the internal reference is decreased, so that the PWM controller tries to regulate to the inductor current around its limit value, rather than the output voltage. The soft-start time can be prolonged up to 4096 clock cycles (twice the normal soft-start duration). This implementation allows the soft-start time to be automatically adapted to the time necessary to keep the LX current below the limit while charging the output capacitor. Since soft-start is invoked by the hiccup-mode short- circuit protection, also see the Hiccup Mode Overcurrent Protection section for additional details. Power-Good Outputs (PGOOD_) The MAX15023 includes two power-good comparators to monitor the regulators’ output voltages and detect the power-good threshold, fixed at 92.5% of the nomi- nal FB voltage. The PGOOD_ outputs are open-drain and should be pulled up with an external resistor to the supply voltage of the logic input they drive. This voltage should not exceed 28V. They can sink up to 2mA of current while low. VCC B CD E 2048 CLK CYCLES 2048 CLK CYCLES F G HI A UVLO EN_ VOUT_ DAC_VREF_ DH_ DL_ UVLO Undervoltage threshold value is provided in the Electrical Characteristics table. Internal 5.2V linear regulator output. Active-high enable input. Regulator output voltage. Regulator internal soft-start and soft-stop signal. Regulator high-side gate-driver output. Regulator low-side gate-driver output. VCC rising while below the UVLO threshold. EN_ is low. VCC EN_ VOUT_ DAC_VREF_ DH_ DL_ A SYMBOL DEFINITION B VCC is higher than the UVLO threshold. EN_ is low. EN is pulled high. DH_ and DL_ start switching. Normal operation. VCC drops below UVLO. VCC goes above UVLO threshold. DH_ and DL_ start switching. Normal operation. EN_ is pulled low. VOUT_ enters soft-stop. EN_ is pulled high. DH_ and DL_ start switching. Normal operation. VCC drops below UVLO. C D E F G H I SYMBOL DEFINITION Figure 1. MAX15023 Detailed Power-On/-Off Sequencing |
Similar Part No. - MAX15023ETG+ |
|
Similar Description - MAX15023ETG+ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |