Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MAX149AMJP Datasheet(PDF) 8 Page - Maxim Integrated Products

Part # MAX149AMJP
Description  2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX149AMJP Datasheet(HTML) 8 Page - Maxim Integrated Products

Back Button MAX149AMJP Datasheet HTML 4Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 5Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 6Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 7Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 8Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 9Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 10Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 11Page - Maxim Integrated Products MAX149AMJP Datasheet HTML 12Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 23 page
background image
+2.7V to +5.25V, Low-Power, 8-Channel,
Serial 10-Bit ADCs
8 ______________________________________________________________________________________
Detailed Description
The MAX148/MAX149 analog-to-digital converters
(ADCs) use a successive-approximation conversion
technique and input track/hold (T/H) circuitry to convert
an analog signal to a 10-bit digital output. A flexible
serial interface provides easy interface to microproces-
sors (FPs). Figure 3 is a block diagram of the MAX148/
MAX149.
Pseudo-Differential Input
The sampling architecture of the ADC’s analog com-
parator is illustrated in the equivalent input circuit (Figure
4). In single-ended mode, IN+ is internally switched to
CH0–CH7, and IN- is switched to COM. In differential
mode, IN+ and IN- are selected from the following
pairs: CH0/CH1, CH2/CH3, CH4/CH5, and CH6/CH7.
Configure the channels with Tables 2 and 3.
In differential mode, IN- and IN+ are internally switched
to either of the analog inputs. This configuration is
pseudo-differential to the effect that only the signal at
IN+ is sampled. The return side (IN-) must remain stable
within Q0.5 LSB (Q0.1 LSB for best results) with respect
to AGND during a conversion. To accomplish this, con-
nect a 0.1FF capacitor from IN- (the selected analog
input) to AGND.
During the acquisition interval, the channel selected as
the positive input (IN+) charges capacitor CHOLD. The
acquisition interval spans three SCLK cycles and ends
on the falling SCLK edge after the last bit of the input
control word has been entered. At the end of the acquisi-
tion interval, the T/H switch opens, retaining charge on
CHOLD as a sample of the signal at IN+.
The conversion interval begins with the input multiplexer
switching CHOLD from the positive input (IN+) to the
negative input (IN-). In single-ended mode, IN- is simply
COM. This unbalances node ZERO at the comparator’s
input. The capacitive DAC adjusts during the remainder
of the conversion cycle to restore node ZERO to 0 within
the limits of 10-bit resolution. This action is equivalent to
transferring a 16pF x [(VIN+) - (VIN-)] charge from CHOLD
to the binary-weighted capacitive DAC, which in turn
forms a digital representation of the analog input signal.
Track/Hold
The T/H enters its tracking mode on the falling clock
edge after the fifth bit of the 8-bit control word has been
shifted in. It enters its hold mode on the falling clock
edge after the eighth bit of the control word has been
shifted in. If the converter is set up for single-ended
inputs, IN- is connected to COM, and the converter
samples the “+” input. If the converter is set up for dif-
ferential inputs, IN- connects to the “-” input, and the
difference of |IN+ - IN-| is sampled. At the end of the
conversion, the positive input connects back to IN+, and
CHOLD charges to the input signal.
The time required for the T/H to acquire an input signal
is a function of how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the acquisition time lengthens, and more time must be
Figure 3. Block Diagram
Figure 4. Equivalent Input Circuit
CS
SHDN
SCLK
DIN
CH0
1
18
15
16
20
14
13
19
INPUT
SHIFT
REGISTER
OUTPUT
SHIFT
REGISTER
ANALOG
INPUT
MUX
CLOCK
IN 10+2-BIT
SAR
ADC
+1.21V
REFERENCE
(MAX149)
REF
OUT
T/H
CONTROL
LOGIC
INT
CLOCK
17
10
2
3
4
5
6
7
8
9
12
11
CH1
CH2
CH3
CH4
CH5
CH6
CH7
COM
DOUT
SSTRB
VDD
DGND
AGND
+2.500V
20k
*A
≈ 2.00 (MAX148)
A
≈ 2.06*
REFADJ
VREF
MAX148
MAX149
COM
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
SINGLE-ENDED MODE: IN+ = CH0–CH7, IN- = COM.
DIFFERENTIAL MODE: IN+ AND IN- SELECTED FROM PAIRS OF
CH0/CH1, CH2/CH3, CH4/CH5, AND CH6/CH7.
AT THE SAMPLING INSTANT,
THE MUX INPUT SWITCHES
FROM THE SELECTED IN+
CHANNEL TO THE SELECTED
IN- CHANNEL.
COMPARATOR
CAPACITIVE DAC
CSWITCH
TRACK
T/H
SWITCH
RIN
9k
CHOLD
HOLD
VREF
ZERO
16pF
INPUT
MUX
-
+


Similar Part No. - MAX149AMJP

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
MAX149AMJP MAXIM-MAX149AMJP Datasheet
221Kb / 24P
   2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
Rev 2; 5/98
More results

Similar Description - MAX149AMJP

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
MAX148 MAXIM-MAX148 Datasheet
221Kb / 24P
   2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
Rev 2; 5/98
MAX148 MAXIM-MAX148_10 Datasheet
2Mb / 23P
   2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
Rev 4; 1/10
MAX148_V5 MAXIM-MAX148_V5 Datasheet
2Mb / 23P
   2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
Rev 5; 1/12
MAX148 MAXIM-MAX148_V01 Datasheet
2Mb / 23P
   2.7V to 5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
2012
MAX1242 MAXIM-MAX1242_V01 Datasheet
171Kb / 13P
   2.7V to 5.25V, Low-Power, 10-Bit Serial ADCs in SO-8
2012
MAX1248 MAXIM-MAX1248 Datasheet
242Kb / 24P
   2.7V to 5.25V, Low-Power, 4-Channel, Serial 10-Bit ADCs in QSOP-16
Rev 2; 5/98
MAX1242 MAXIM-MAX1242 Datasheet
158Kb / 12P
   2.7V to %.25V, Low-Power, 10-Bit Serial ADCs in SO-8
19-1156; Rev 2; 6/98
MAX1111CE MAXIM-MAX1111CE Datasheet
287Kb / 20P
   2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs
Rev 4; 4/11
MAX1110 MAXIM-MAX1110 Datasheet
284Kb / 20P
   2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs
19-1194; Rev 2; 10/98
MAX1110 MAXIM-MAX1110_11 Datasheet
287Kb / 20P
   2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs
Rev 4; 4/11
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com