 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DS3101GN Datasheet(PDF) 8 Page - Maxim Integrated Products |
|
||||||||||||||||||||||||||||||
DS3101GN Datasheet(HTML) 8 Page - Maxim Integrated Products |
|
|
8 / 150 page  DS3101 19-4596; Rev 4; 5/09 8 of 150 3. APPLICATION EXAMPLE Figure 3-1. Typical Application Example 4. DETAILED DESCRIPTION Figure 2-1 illustrates the blocks described in this section and how they relate to one another. Section 5 provides a detailed feature list. The DS3101 is a highly integrated timing card IC for systems with SONET/SDH ports. At the core of this device are two digital phase-locked loops (DPLLs) labeled T0 and T4 1. DPLL technology makes uses of digital-signal processing (DSP) and digital-frequency synthesis (DFS) techniques to implement PLLs that are precise, flexible, and have consistent performance over voltage, temperature, and manufacturing process variations. The DS3101’s DPLLs are digitally configurable for input and output frequencies, loop bandwidth, damping factor, pull-in/hold-in range, and a variety of other factors. Both DPLLs can directly lock to many common telecom frequencies and also can lock at 8kHz to any multiple of 8kHz up to 155.52MHz. The DPLLs can also tolerate and filter significant amounts of jitter and wander. 1 These names are adapted from output ports of the SETS function specified in ITU and ETSI standards such as ETSI EN 300 462-2-1. DS3100 to BITS/SSU TCXO or OCXO Monitor, Divider, Selector T4 DPLL T4 APLL BITS Tx BITS Tx T0 DPLL Monitor, Divider, Selector BITS Rx BITS Rx micro controller Timing Card (1 of 2) Backplane DS1, E1 or 2048 kHz DS1, E1 or 2048 kHz from BITS/SSU Timing Card (2 of 2) Identical to Timing Card 1 T0 APLL Line Card (1 of N) Line Card (N of N) <N> <N> <N> <N> <1> <1> <1> <1> N typically 19.44 MHz point-to-point or multidrop buses create derived DS1 or E1/2048 kHz clock from 19.44 MHz frequency locked to line clock create DS1/E1 frames, insert SSMs, transmit DS1, E1 or 2048 kHz sync signal activty and frequency monitoring, select highest priority valid input clock/data recovery, equalizer, framer, extract SSMs Stratum 2, 3E, or 3: jitter/wander filtering, hitless switching, phase adjust, holdover divide line clock down to backplane rate, send to timing cards select best system clock, hitless switching, basic holdover DPLL APLL clock multiplication, jitter cleanup to port SERDES N <0> N N <0> |
Similar Part No. - DS3101GN |
|
Similar Description - DS3101GN |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
