Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14E104L-ZS45XCT Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14E104L-ZS45XCT
Description  4 Mbit (512K x 8/256K x 16) nvSRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14E104L-ZS45XCT Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14E104L-ZS45XCT Datasheet HTML 1Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 2Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 3Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 4Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 5Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 6Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 7Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 8Page - Cypress Semiconductor CY14E104L-ZS45XCT Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 22 page
background image
PRELIMINARY
CY14E104L/CY14E104N
Document Number: 001-09603 Rev. *H
Page 5 of 22
Hardware RECALL (Power Up)
During power up or after any low power condition (VCC <
VSWITCH), an internal RECALL request is latched. When VCC
exceeds the sense voltage of VSWITCH, a RECALL cycle is
automatically initiated and takes tHRECALL to complete.
Software STORE
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The CY14E104L/CY14E104N
software STORE cycle is initiated by executing sequential CE
controlled read cycles from six specific address locations in
exact order. During the STORE cycle an erase of the previous
nonvolatile data is first performed, followed by a program of the
nonvolatile elements. After a STORE cycle is initiated, further
input and output are disabled until the cycle is completed.
Because a sequence of reads from specific addresses is used
for STORE initiation, it is important that no other read or write
accesses intervene in the sequence, or the sequence is aborted
and no STORE or RECALL takes place.
To initiate the software STORE cycle, the following read
sequence must be performed.
1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x8FC0 Initiate STORE cycle
The software sequence may be clocked with CE controlled reads
or OE controlled reads. After the sixth address in the sequence
is entered, the STORE cycle commences and the chip is
disabled. It is important to use read cycles and not write cycles
in the sequence, although it is not necessary that OE be LOW
for a valid sequence. After the tSTORE cycle time is fulfilled, the
SRAM is activated again for a read and write operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A software RECALL cycle is
initiated with a sequence of read operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled read operations must be
performed.
1. Read address 0x4E38 Valid READ
2. Read address 0xB1C7 Valid READ
3. Read address 0x83E0 Valid READ
4. Read address 0x7C1F Valid READ
5. Read address 0x703F Valid READ
6. Read address 0x4C63 Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared; then, the nonvolatile information is transferred into the
SRAM cells. After the tRECALL cycle time, the SRAM is again
ready for read and write operations. The RECALL operation
does not alter the data in the nonvolatile elements.
Table 1. Mode Selection
CE
WE
OE
A15 - A0
Mode
IO
Power
H
X
X
X
Not Selected
Output High Z
Standby
L
H
L
X
Read SRAM
Output Data
Active
L
L
X
X
Write SRAM
Input Data
Active
L
H
L
0x4E38
0xB1C7
0x83E0
0x7C1F
0x703F
0x8B45
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
AutoStore
Disable
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Active[4,5,6]
L
H
L
0x4E38
0xB1C7
0x83E0
0x7C1F
0x703F
0x4B46
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
AutoStore Enable
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Active[4,5,6]
Notes
4. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
5. While there are 19 address lines on the CY14E104L/CY14E104N, only the lower 16 lines are used to control software modes.
6. IO state depends on the state of OE, BHE, and BLE. The IO table shown assumes OE, BHE, and BLE LOW.
[+] Feedback


Similar Part No. - CY14E104L-ZS45XCT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14E104K CYPRESS-CY14E104K Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
CY14E104K-ZS15XCT CYPRESS-CY14E104K-ZS15XCT Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
CY14E104K-ZS15XI CYPRESS-CY14E104K-ZS15XI Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
CY14E104K-ZS15XIT CYPRESS-CY14E104K-ZS15XIT Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
CY14E104K-ZS20XCT CYPRESS-CY14E104K-ZS20XCT Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
More results

Similar Description - CY14E104L-ZS45XCT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B104L CYPRESS-CY14B104L_08 Datasheet
664Kb / 22P
   4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L CYPRESS-CY14B104L_09 Datasheet
797Kb / 25P
   4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L CYPRESS-CY14B104L Datasheet
415Kb / 21P
   4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA CYPRESS-CY14B104LA Datasheet
863Kb / 23P
   4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104KA CYPRESS-CY14B104KA Datasheet
1,000Kb / 31P
   4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock
CY14B104K CYPRESS-CY14B104K Datasheet
905Kb / 33P
   4 Mbit (512K x 8/256K x 16) nvSRAM with Real Time Clock
CY14E104K CYPRESS-CY14E104K Datasheet
732Kb / 28P
   4 Mbit (512K x 8 / 256K x 16) nvSRAM with Real-Time-Clock
CY14B108L CYPRESS-CY14B108L Datasheet
860Kb / 24P
   8 Mbit (1024K x 8/512K x 16) nvSRAM
CY14E108L CYPRESS-CY14E108L Datasheet
611Kb / 20P
   8 Mbit (1024K x 8/512K x 16) nvSRAM
CY14E102L CYPRESS-CY14E102L Datasheet
634Kb / 21P
   2-Mbit (256K x 8/128K x 16) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com