2 / 15 page
CY62157EV30 MoBL®
Document #: 38-05445 Rev. *F
Page 2 of 15
Pin Configuration
Figure 1. 48-Ball VFBGA (Top View) [2]
Figure 2. 44-Pin TSOP II (Top View) [3]
Figure 3. 48-Pin TSOP I (512K x 16/1M x 8) (Top View) [2, 4]
WE
VCC
A11
A10
NC
A6
A0
A3
CE1
IO10
IO8
IO9
A4
A5
IO11
IO13
IO12
IO14
IO15
VSS
A9
A8
OE
VSS
A7
IO0
BHE
CE2
A2
A1
BLE
VCC
IO2
IO1
IO3
IO4
IO5
IO6
IO7
A15
A14
A13
A12
NC
A18
NC
3
26
5
4
1
D
E
B
A
C
F
G
H
A16
A17
1
2
3
4
5
6
7
8
9
11
14
31
32
36
35
34
33
37
40
39
38
12
13
41
44
43
42
16
15
29
30
18
17
20
19
27
28
25
26
22
21
23
24
10
A5
A6
A7
A4
A3
A2
A1
A0
A17
A18
A9
A10
A11
A12
A15
A16
A14
A13
OE
BHE
BLE
CE
WE
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
IO8
IO9
IO10
IO11
IO12
IO13
IO14
IO15
VCC
VCC
VSS
VSS
A8
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A15
A14
A13
A12
A11
A10
A9
A8
NC
DNU
WE
CE2
DNU
BHE
BLE
A18
A17
A7
A6
A5
A4
A3
A2
A1
A16
BYTE
Vss
IO15/A19
IO7
IO14
IO6
IO13
IO5
IO12
IO4
Vcc
IO11
IO3
IO10
IO2
IO9
IO1
IO8
IO0
OE
Vss
CE1
A0
Product Portfolio
Product
Range
VCC Range (V)
Speed
(ns)
Power Dissipation
Operating ICC, (mA)
Standby, ISB2
(
μA)
f = 1 MHz
f = fmax
Min
Typ [1]
Max
Typ [1]
Max
Typ [1]
Max
Typ [1]
Max
CY62157EV30LL
Ind’l/Auto-A
2.2
3.0
3.6
45
1.8
3
18
25
2
8
Auto-E
2.2
3.0
3.6
55
1.8
4
18
35
2
30
Notes
1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25°C.
2. NC pins are not connected on the die.
3. The 44-TSOP II package has only one chip enable (CE) pin.
4. The BYTE pin in the 48-TSOP I package must be tied HIGH to use the device as a 512K × 16 SRAM. The 48-TSOP I package can also be used as a 1M × 8
SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and IO8 to IO14 pins are not used (DNU).
[+] Feedback