CY14B108K, CY14B108M
8 Mbit (1024K x 8/512K x 16) nvSRAM with
Real Time Clock
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
, CA 95134-1709
•
408-943-2600
Document #: 001-47378 Rev. *B
Revised July 30, 2009
Features
■ 20 ns, 25 ns, and 45 ns Access Times
■ Internally Organized as 1024K x 8 (CY14B108K) or 512K x 16
(CY14B108M)
■ Hands Off Automatic STORE on Power Down with only a Small
Capacitor
■ STORE to QuantumTrap Nonvolatile Elements is Initiated by
Software, Device Pin, or AutoStore on Power Down
■ RECALL to SRAM Initiated by Software or Power Up
■ High Reliability
■ Infinite Read, Write, and RECALL Cycles
■ 200,000 STORE Cycles to QuantumTrap
■ 20 year Data Retention
■ Single 3V +20%, –10% Operation
■ Data Integrity of Cypress nvSRAM Combined with Full
Featured Real Time Clock (RTC)
■ Watchdog Timer
■ Clock Alarm with Programmable Interrupts
■ Capacitor or Battery Backup for RTC
■ Commercial and Industrial Temperatures
■ 44 and 54-pin TSOP II Package
■ Pb-free and RoHS Compliance
Functional Description
The Cypress CY14B108K/CY14B108M combines a 8-Mbit
nonvolatile static RAM with a full featured RTC in a monolithic
integrated circuit. The embedded nonvolatile elements incor-
porate QuantumTrap technology producing the world’s most
reliable nonvolatile memory. The SRAM is read and written
infinite number of times, while independent nonvolatile data
resides in the nonvolatile elements.
The RTC function provides an accurate clock with leap year
tracking and a programmable, high accuracy oscillator. The
alarm function is programmable for periodic minutes, hours,
days, or months alarms. There is also a programmable watchdog
timer for process control.
STATIC RAM
ARRAY
2048 X 2048 X 2
R
O
W
D
E
C
O
D
E
R
COLUMN I/O
COLUMN DEC
I
N
P
U
T
B
U
F
F
E
R
S
POWER
CONTROL
STORE/RECALL
CONTROL
Quatrum
Trap
2048 X 2048 X 2
STORE
RECALL
VCC
VCAP
HSB
A
9 A10 A11 A12 A13 A14 A15 A16
SOFTWARE
DETECT
A14 -A2
OE
CE
WE
BHE
BLE
A
0
A
1
A
2
A3
A
4
A
5
A
6
A
7
A8
A
17
A18
DQ
0
DQ
1
DQ2
DQ
3
DQ
4
DQ
5
DQ
6
DQ
7
DQ
8
DQ
9
DQ10
DQ11
DQ12
DQ
13
DQ14
DQ
15
RTC
MUX
A
19-A0
X
out
X
in
INT
VRTCbat
VRTCcap
A19
Logic Block Diagram[1, 2, 3]
Notes
1. Address A0 - A19 for x8 configuration and Address A0 - A18 for x16 configuration.
2. Data DQ0 - DQ7 for x8 configuration and Data DQ0 - DQ15 for x16 configuration.
3. BHE and BLE are applicable for x16 configuration only.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
