CY2310ANZ
Document #: 38-07142 Rev. *C
Page 3 of 9
Device Functionality
Serial Configuration Map
■ The serial bits are read by the clock driver in the following order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
■ Reserved and unused bits should be programmed to “0”.
■ Serial interface address for the CY2310ANZ is:
OE
SDRAM [0–17]
0High-Z
1
1 x BUF_IN
A6
A5
A4
A3
A2
A1
A0
R/W
1101001
----
Byte 0:SDRAM Active/Inactive Register
(1 = Enable, 0 = Disable), Default = Enabled
Bit
Pin
No.
Description
Bit 7
--
Initialize to 0
Bit 6
--
Initialize to 0
Bit 5
--
Initialize to 0
Bit 4
--
Initialize to 0
Bit 3
7
SDRAM3 (Active/Inactive)
Bit 2
6
SDRAM2 (Active/Inactive)
Bit 1
3
SDRAM1 (Active/Inactive)
Bit 0
2
SDRAM0 (Active/Inactive)
Byte 1: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin No.
Description
Bit 7
27
SDRAM7 (Active/Inactive)
Bit 6
26
SDRAM6 (Active/Inactive)
Bit 5
23
SDRAM5 (Active/Inactive)
Bit 4
22
SDRAM4 (Active/Inactive)
Bit 3
--
Initialize to 0
Bit 2
--
Initialize to 0
Bit 1
--
Initialize to 0
Bit 0
--
Initialize to 0
Byte 2: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin No.
Description
Bit 7
18
SDRAM9 (Active/Inactive)
Bit 6
11
SDRAM8 (Active/Inactive)
Bit 5
--
Reserved, drive to 0
Bit 4
--
Reserved, drive to 0
Bit 3
--
Reserved, drive to 0
Bit 2
--
Reserved, drive to 0
Bit 1
--
Reserved, drive to 0
Bit 0
--
Reserved, drive to 0
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
