9 / 18 page
CY14B256L
Document Number: 001-06422 Rev. *H
Page 9 of 18
AC Switching Characteristics
SRAM Read Cycle
Parameter
Description
25 ns
35 ns
45 ns
Unit
Min
Max
Min
Max
Min
Max
Cypress
Parameter
Alt
tACE
tELQV
Chip Enable Access Time
25
35
45
ns
tRC
[6]
tAVAV, tELEH
Read Cycle Time
25
35
45
ns
tAA
[7]
tAVQV
Address Access Time
25
35
45
ns
tDOE
tGLQV
Output Enable to Data Valid
12
15
20
ns
tOHA
[7]
tAXQX
Output Hold After Address Change
3
3
3
ns
tLZCE
[8]
tELQX
Chip Enable to Output Active
3
3
3
ns
tHZCE
[8]
tEHQZ
Chip Disable to Output Inactive
10
13
15
ns
tLZOE
[8]
tGLQX
Output Enable to Output Active
0
0
0
ns
tHZOE
[8]
tGHQZ
Output Disable to Output Inactive
10
13
15
ns
tPU
[5]
tELICCH
Chip Enable to Power Active
0
0
0
ns
tPD
[5]
tEHICCL
Chip Disable to Power Standby
25
35
45
ns
Switching Waveforms
Figure 5. SRAM Read Cycle 1: Address Controlled [6, 7, 9]
Figure 6. SRAM Read Cycle 2: CE Controlled [6, 9]
Notes
6. WE must be HIGH during SRAM Read cycles.
7. Device is continuously selected with CE and OE both Low.
8. Measured ±200 mV from steady state output voltage.
9. HSB must remain HIGH during SRAM Read and Write Cycles.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
