Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14E108L-ZS20XIT Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14E108L-ZS20XIT
Description  8 Mbit (1024K x 8/512K x 16) nvSRAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14E108L-ZS20XIT Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14E108L-ZS20XIT Datasheet HTML 1Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 2Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 3Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 4Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 5Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 6Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 7Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 8Page - Cypress Semiconductor CY14E108L-ZS20XIT Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
ADVANCE
CY14E108L, CY14E108N
Document Number: 001-45524 Rev. *A
Page 5 of 20
Software STORE
Transfer data from the SRAM to the nonvolatile memory with a
software address sequence. The CY14B108L/CY14B108N
software STORE cycle is initiated by executing sequential CE
controlled READ cycles from six specific address locations in
exact order. During the STORE cycle an erase of the previous
nonvolatile data is first performed, followed by a program of the
nonvolatile elements. After a STORE cycle is initiated, further
input and output are disabled until the cycle is completed.
Because a sequence of READs from specific addresses is used
for STORE initiation, it is important that no other READ or WRITE
accesses intervene in the sequence. If there are intervening
READ or WRITE accesses, the sequence is aborted and no
STORE or RECALL takes place.
To initiate the software STORE cycle, the following READ
sequence must be performed.
1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x8FC0 Initiate STORE Cycle
The software sequence may be clocked with CE controlled
READs or OE controlled READs. After the sixth address in the
sequence is entered, the STORE cycle commences and the chip
is disabled. It is important to use READ cycles and not WRITE
cycles in the sequence, although it is not necessary that OE be
LOW for a valid sequence. After the tSTORE cycle time is fulfilled,
the SRAM is activated again for the READ and WRITE operation.
Software RECALL
Transfer the data from the nonvolatile memory to the SRAM with
a software address sequence. A software RECALL cycle is
initiated with a sequence of READ operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled READ operations must
be performed.
1. Read Address 0x4E38 Valid READ
2. Read Address 0xB1C7 Valid READ
3. Read Address 0x83E0 Valid READ
4. Read Address 0x7C1F Valid READ
5. Read Address 0x703F Valid READ
6. Read Address 0x4C63 Initiate RECALL Cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared and then the nonvolatile information is transferred into
the SRAM cells. After the tRECALL cycle time, the SRAM is again
ready for READ and WRITE operations. The RECALL operation
does not alter the data in the nonvolatile elements.
Table 1. Mode Selection
CE
WE
OE
A15 - A0
Mode
IO
Power
H
X
X
X
Not Selected
Output High Z
Standby
L
H
L
X
Read SRAM
Output Data
Active
L
L
X
X
Write SRAM
Input Data
Active
L
H
L
0x4E38
0xB1C7
0x83E0
0x7C1F
0x703F
0x8B45
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
AutoStore
Disable
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Active[3,4,5]
L
H
L
0x4E38
0xB1C7
0x83E0
0x7C1F
0x703F
0x4B46
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
AutoStore Enable
Output Data
Output Data
Output Data
Output Data
Output Data
Output Data
Active[3,4,5]
Notes
3. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.
4. While there are 20/19 address lines on the CY14B108L/CY14B108N, only the lower 16 lines are used to control software modes.
5. IO state depends on the state of OE, BHE, and BLE. The IO table shown assumes OE, BHE, and BLE LOW.
[+] Feedback


Similar Part No. - CY14E108L-ZS20XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14E101I CYPRESS-CY14E101I Datasheet
1Mb / 42P
   1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14E101I-SFXI CYPRESS-CY14E101I-SFXI Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14E101I-SFXI CYPRESS-CY14E101I-SFXI Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14E101I-SFXIT CYPRESS-CY14E101I-SFXIT Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14E101I-SFXIT CYPRESS-CY14E101I-SFXIT Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
More results

Similar Description - CY14E108L-ZS20XIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B108L CYPRESS-CY14B108L Datasheet
860Kb / 24P
   8 Mbit (1024K x 8/512K x 16) nvSRAM
CY14B108K CYPRESS-CY14B108K Datasheet
1Mb / 29P
   8 Mbit (1024K x 8/512K x 16) nvSRAM with Real Time Clock
CY14B104L CYPRESS-CY14B104L_08 Datasheet
664Kb / 22P
   4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L CYPRESS-CY14B104L_09 Datasheet
797Kb / 25P
   4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L CYPRESS-CY14B104L Datasheet
415Kb / 21P
   4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA CYPRESS-CY14B104LA Datasheet
863Kb / 23P
   4 Mbit (512K x 8/256K x 16) nvSRAM
CY14E104L CYPRESS-CY14E104L Datasheet
649Kb / 22P
   4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B116L CYPRESS-CY14B116L Datasheet
3Mb / 37P
   16-Mbit (2048K 횞 8/1024K 횞 16/512K 횞 32) nvSRAM
CY14B104KA CYPRESS-CY14B104KA Datasheet
1,000Kb / 31P
   4 Mbit (512K x 8/256K x 16) nvSRAM with Real-Time-Clock
CY14B104K CYPRESS-CY14B104K Datasheet
905Kb / 33P
   4 Mbit (512K x 8/256K x 16) nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com