11 / 18 page
CY14B256L
Document Number: 001-06422 Rev. *H
Page 11 of 18
AutoStore or Power Up RECALL
Parameter
Alt
Description
CY14B256L
Unit
Min
Max
tHRECALL
[12]
tRESTORE
Power up RECALL Duration
20
ms
tSTORE
[13, 14]
tHLHZ
STORE Cycle Duration
12.5
ms
VSWITCH
Low Voltage Trigger Level
2.65
V
tVCCRISE
VCC Rise Time
150
μs
Switching Waveforms
Figure 9. AutoStore/Power Up RECALL
VCC
VSWITCH
tSTORE
tSTORE
tHRECALL
tHRECALL
AutoStore
POWER-UP RECALL
Read & Write Inhibited
STORE occurs only
if a SRAM write
has happened
No STORE occurs
without atleast one
SRAM write
tVCCRISE
Note Read and Write cycles are ignored during STORE, RECALL, and while Vcc is below VSWITCH
Notes
12. tHRECALL starts from the time VCC rises above VSWITCH.
13. If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place.
14. Industrial grade devices requires 15 ms max.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
