Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14B101Q2 Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14B101Q2
Description  1 Mbit (128K x 8) Serial SPI nvSRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101Q2 Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14B101Q2 Datasheet HTML 1Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 2Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 3Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 4Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 5Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 6Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 7Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 8Page - Cypress Semiconductor CY14B101Q2 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 22 page
background image
PRELIMINARY
CY14B101Q1
CY14B101Q2
CY14B101Q3
Document #: 001-50091 Rev. *B
Page 5 of 22
Disabling and Enabling AutoStore
If the application does not require the AutoStore feature, it can
be disabled by using the ASDISB instruction. If this is done, the
nvSRAM does not perform a STORE operation at power down.
AutoStore can be re-enabled by using the ASENB instruction.
However, these operations are not nonvolatile and if the user
needs this setting to survive power cycle, a STORE operation
must be performed following Autostore Disable or Enable
operation.
Note CY14B101Q2/CY14B101Q3 has AutoStore Enabled from
the factory. In CY14B101Q1, VCAP pin is not present and
AutoStore option is not available. The Autostore Enable and
Disable instructions to CY14B101Q1 are ignored.
Note If AutoStore is disabled and VCAP is not required, leave it
open. VCAP pin must never be connected to GND. Power Up
Recall operation cannot be disabled in any case.
Serial Peripheral Interface
SPI Overview
The SPI is a four-pin interface with Chip Select (CS), Serial Input
(SI), Serial Output (SO) and Serial Clock (SCK) pins.
CY14B101Q1/CY14B101Q2/CY14B101Q3
provides
serial
access to nvSRAM through SPI interface. The SPI bus on this
device can run at speeds up to 40 MHz
The SPI is a synchronous serial interface which uses clock and
data pins for memory access and supports multiple devices on
the data bus. A device on SPI bus is activated using a chip select
pin.
The relationship between chip select, clock, and data is dictated
by the SPI mode. This device supports SPI modes 0 and 3. In
both these modes, data is clocked into nvSRAM on rising edge
of SCK starting from the first rising edge after CS goes active.
The SPI protocol is controlled by opcodes. These opcodes
specify the commands from the bus master to the slave device.
After CS is activated the first byte transferred from the bus
master is the opcode. Following the opcode, any addresses and
data are then transferred. The CS must go inactive after an
operation is complete and before a new opcode can be issued.
The commonly used terms used in SPI protocol are given below:
SPI Master
The SPI Master device controls the operations on a SPI bus. An
SPI bus may have only one master with one or more slave
devices. All the slaves share the same SPI bus lines and master
may select any of the slave devices using the Chip Select pin.
All the operations must be initiated by the master activating a
slave device by pulling the CS pin of the slave LOW. The master
also generates the Serial Clock (SCK) and all the data trans-
mission on SI and SO lines are synchronized with this clock.
SPI Slave
SPI slave device is activated by the master through the Chip
Select line. A slave device gets the Serial Clock (SCK) as an
input from the SPI master and all the communication is synchro-
nized with this clock. SPI slave never initiates a communication
on the SPI bus and acts on the instruction from the master.
CY14B101Q1/CY14B101Q2/CY14B101Q3 operates as a SPI
slave and may share the SPI bus with other SPI slave devices.
Chip Select (CS)
For selecting any slave device, the master needs to pull down
the corresponding CS pin. Any instruction can be issued to a
slave device only while the CS pin is LOW. When the device is
not selected, data through the SI pin is ignored and the serial
output pin (SO) remains in a high impedance state.
Note A new instruction must begin with the falling edge of Chip
Select (CS). Therefore, only one opcode can be issued for each
active Chip Select cycle.
Serial Clock (SCK)
Serial clock is generated by the SPI master and the communi-
cation is synchronized with this clock after CS goes LOW.
CY14B101Q1/CY14B101Q2/CY14B101Q3 enables SPI modes
0 and 3 for data communication. In both these modes, the inputs
are latched by the slave device on the rising edge of SCK and
outputs are issued on the falling edge. Therefore, the first rising
edge of SCK signifies the arrival of first bit (MSB) of SPI
instruction on the SI pin. Further, all data inputs and outputs are
synchronized with SCK.
Data Transmission - SI and SO
SPI data bus consists of two lines, SI and SO, for serial data
communication. The SI is also referred to as MOSI (Master Out
Slave In) and SO is referred to as MISO (Master In Slave Out).
The master issues instructions to the slave through the SI pin,
while the slave responds through the SO pin. Multiple slave
devices may share the SI and SO lines as described earlier.
Most Significant Bit (MSB)
The SPI protocol requires that the first bit to be transmitted is the
Most Significant Bit (MSB). This is valid for both address and
data transmission.
The 1 Mbit serial nvSRAM requires a 3-byte address for any read
or write operation. However, since the actual address is only 17
bits, it implies that the first seven bits which are fed in are ignored
by the device. Although these seven bits are ‘don’t care’,
Cypress recommends that these bits are treated as 0s to enable
seamless transition to higher memory densities.
Serial Opcode
After the slave device is selected with CS going LOW, the first
byte received is treated as the opcode for the intended operation.
CY14B101Q1/CY14B101Q2/CY14B101Q3 uses the standard
opcodes for memory accesses. In addition to the memory
accesses, it provides additional opcodes for the nvSRAM
specific functions: STORE, RECALL, AutoStore Enable, and
AutoStore Disable. Refer to Table 3 on page 7 for details.
Invalid Opcode
If an invalid opcode is received, the opcode is ignored and the
device ignores any additional serial data on the SI pin till the next
falling edge of CS and the SO pin remains tristated.
Status Register
CY14B101Q1/CY14B101Q2/CY14B101Q3 has an 8-bit status
register. The bits in the status register are used to configure the
SPI bus. These bits are described in Table 5 on page 8.
[+] Feedback


Similar Part No. - CY14B101Q2

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101Q2 CYPRESS-CY14B101Q2 Datasheet
1Mb / 26P
   1 Mbit (128 K x 8) Serial SPI nvSRAM Infinite read, write, and RECALL cycles
CY14B101Q2 CYPRESS-CY14B101Q2 Datasheet
1Mb / 27P
   1-Mbit (128 K x 8) Serial SPI nvSRAM
CY14B101Q2-LHXI CYPRESS-CY14B101Q2-LHXI Datasheet
914Kb / 24P
   1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101Q2-LHXI CYPRESS-CY14B101Q2-LHXI Datasheet
1Mb / 26P
   1 Mbit (128 K x 8) Serial SPI nvSRAM Infinite read, write, and RECALL cycles
CY14B101Q2-LHXI CYPRESS-CY14B101Q2-LHXI Datasheet
1Mb / 27P
   1-Mbit (128 K x 8) Serial SPI nvSRAM
More results

Similar Description - CY14B101Q2

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101Q1 CYPRESS-CY14B101Q1_10 Datasheet
914Kb / 24P
   1 Mbit (128K x 8) Serial SPI nvSRAM
CY14B101P CYPRESS-CY14B101P Datasheet
1Mb / 33P
   1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
CY14E101LA CYPRESS-CY14E101LA Datasheet
602Kb / 19P
   1 Mbit (128K x 8) nvSRAM
CY14B101L CYPRESS-CY14B101L_09 Datasheet
550Kb / 18P
   1 Mbit (128K x 8) nvSRAM
CY14B101L CYPRESS-CY14B101L Datasheet
1Mb / 18P
   1-Mbit (128K x 8) nvSRAM
CY14B101Q1 CYPRESS-CY14B101Q1_13 Datasheet
1Mb / 27P
   1-Mbit (128 K x 8) Serial SPI nvSRAM
CY14V101QS CYPRESS-CY14V101QS Datasheet
1Mb / 55P
   1-Mbit (128K 횞 8) Quad SPI nvSRAM
CY14B101LA CYPRESS-CY14B101LA Datasheet
810Kb / 24P
   1 Mbit (128K x 8/64K x 16) nvSRAM
CY14B101LA_1107 CYPRESS-CY14B101LA_1107 Datasheet
1Mb / 28P
   1 Mbit (128K x 8/64K x 16) nvSRAM
CY14C101Q CYPRESS-CY14C101Q_12 Datasheet
1Mb / 33P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com