Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1415AV18-167BZXI Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1415AV18-167BZXI
Description  36-Mbit QDR-II SRAM 4-Word Burst Architecture
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1415AV18-167BZXI Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1415AV18-167BZXI Datasheet HTML 1Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 2Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1415AV18-167BZXI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 31 page
background image
36-Mbit QDR™-II SRAM 4-Word
Burst Architecture
CY7C1411AV18, CY7C1426AV18
CY7C1413AV18, CY7C1415AV18
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 38-05614 Rev. *D
Revised June 13, 2008
Features
Separate independent read and write data ports
Supports concurrent transactions
300 MHz clock for high bandwidth
4-word burst for reducing address bus frequency
Double Data Rate (DDR) interfaces on both read and write ports
(data transferred at 600 MHz) at 300 MHz
Two input clocks (K and K) for precise DDR timing
SRAM uses rising edges only
Two input clocks for output data (C and C) to minimize clock
skew and flight time mismatches
Echo clocks (CQ and CQ) simplify data capture in high-speed
systems
Single multiplexed address input bus latches address inputs
for both read and write ports
Separate port selects for depth expansion
Synchronous internally self-timed writes
Available in x8, x9, x18, and x36 configurations
Full data coherency, providing most current data
Core VDD = 1.8 (±0.1V); IO VDDQ = 1.4V to VDD
Available in 165-Ball FBGA package (15 x 17 x 1.4 mm)
Offered in both Pb-free and non Pb-free packages
Variable drive HSTL output buffers
JTAG 1149.1 compatible test access port
Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1411AV18 – 4M x 8
CY7C1426AV18 – 4M x 9
CY7C1413AV18 – 2M x 18
CY7C1415AV18 – 1M x 36
Functional Description
The CY7C1411AV18, CY7C1426AV18, CY7C1413AV18, and
CY7C1415AV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR™-II architecture. QDR-II architecture
consists of two separate ports to access the memory array. The
read port has dedicated data outputs to support the read opera-
tions and the write port has dedicated data inputs to support the
write operations. QDR-II architecture has separate data inputs
and data outputs to completely eliminate the need to
“turn-around” the data bus required with common IO devices.
Access to each port is through a common address bus.
Addresses for read and write addresses are latched on alternate
rising edges of the input (K) clock. Accesses to the QDR-II read
and write ports are completely independent of one another. To
maximize data throughput, read and write ports are equipped
with DDR interfaces. Each address location is associated with
four
8-bit
words
(CY7C1411AV18),
9-bit
words
(CY7C1426AV18), 18-bit words (CY7C1413AV18), or 36-bit
words (CY7C1415AV18) that burst sequentially into or out of the
device. Because data can be transferred into and out of the
device on every rising edge of both input clocks (K and K and C
and C), memory bandwidth is maximized while simplifying
system design by eliminating bus “turn-arounds.”
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on chip
synchronous self-timed write circuitry.
Selection Guide
Description
300 MHz
278 MHz
250 MHz
200 MHz
167 MHz
Unit
Maximum Operating Frequency
300
278
250
200
167
MHz
Maximum Operating Current
x8
885
815
745
620
535
mA
x9
900
830
760
620
535
x18
940
865
790
655
565
x36
1040
950
870
715
615
[+] Feedback


Similar Part No. - CY7C1415AV18-167BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1415AV18-167BZXI CYPRESS-CY7C1415AV18-167BZXI Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture
More results

Similar Description - CY7C1415AV18-167BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1411BV18 CYPRESS-CY7C1411BV18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1411BV18_0709 CYPRESS-CY7C1411BV18_0709 Datasheet
705Kb / 30P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1411JV18 CYPRESS-CY7C1411JV18_09 Datasheet
698Kb / 28P
   36-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1411BV18 CYPRESS-CY7C1411BV18_09 Datasheet
732Kb / 30P
   36-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1411AV18 CYPRESS-CY7C1411AV18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1411JV18 CYPRESS-CY7C1411JV18 Datasheet
644Kb / 26P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1410AV18 CYPRESS-CY7C1410AV18 Datasheet
277Kb / 23P
   36-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1410AV18 CYPRESS-CY7C1410AV18_07 Datasheet
1Mb / 25P
   36-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1410BV18 CYPRESS-CY7C1410BV18 Datasheet
1Mb / 26P
   36-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1410JV18 CYPRESS-CY7C1410JV18 Datasheet
629Kb / 26P
   36-Mbit QDR??II SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com