2 / 27 page
CY7C1522JV18, CY7C1529JV18
CY7C1523JV18, CY7C1524JV18
Document #: 001-44700 Rev. *B
Page 2 of 27
Logic Block Diagram (CY7C1522JV18)
Logic Block Diagram (CY7C1529JV18)
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[7:0]
Read Data Reg.
LD
Q[7:0]
Reg.
Reg.
Reg.
8
16
8
NWS[1:0]
VREF
Write
Data Reg
8
8
22
8
R/W
LD
R/W
CQ
CQ
DOFF
Write
Data Reg
Control
Logic
C
C
8
CLK
A(21:0)
Gen.
K
K
Control
Logic
Address
Register
D[8:0]
Read Data Reg.
LD
Q[8:0]
Reg.
Reg.
Reg.
9
18
9
BWS[0]
VREF
Write
Data Reg
9
9
22
9
R/W
LD
R/W
CQ
CQ
DOFF
Write
Data Reg
Control
Logic
C
C
9
[+] Feedback