Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1523JV18-300BZC Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1523JV18-300BZC
Description  72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1523JV18-300BZC Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1523JV18-300BZC Datasheet HTML 1Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 2Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1523JV18-300BZC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
72-Mbit DDR-II SIO SRAM 2-Word
Burst Architecture
CY7C1522JV18, CY7C1529JV18
CY7C1523JV18, CY7C1524JV18
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document #: 001-44700 Rev. *B
Revised July 31, 2009
Features
72 Mbit Density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
300 MHz Clock for High Bandwidth
2-word Burst for reducing Address Bus Frequency
Double Data Rate (DDR) Interfaces
(data transferred at 600 MHz) at 300 MHz
Two Input Clocks (K and K) for precise DDR timing
SRAM uses rising edges only
Two Input Clocks for output data (C and C) to minimize Clock
Skew and Flight Time mismatches
Echo Clocks (CQ and CQ) Simplify Data Capture in High Speed
Systems
Synchronous Internally Self-timed Writes
DDR-II operates with 1.5 Cycle Read Latency when the Delay
Lock Loop (DLL) is enabled
Operates similar to a DDR-I device with 1 Cycle Read Latency
in DLL Off Mode
1.8V Core Power Supply with HSTL inputs and outputs
Variable drive HSTL Output Buffers
Expanded HSTL Output Voltage (1.4V–VDD)
Available in 165-Ball FBGA Package (15 x 17 x 1.4 mm)
Offered in both Pb-free and non Pb-free packages
JTAG 1149.1 Compatible Test Access Port
Delay Lock Loop (DLL) for Accurate Data Placement
Configurations
CY7C1522JV18 – 8M x 8
CY7C1529JV18 – 8M x 9
CY7C1523JV18 – 4M x 18
CY7C1524JV18 – 2M x 36
Functional Description
The CY7C1522JV18, CY7C1529JV18, CY7C1523JV18, and
CY7C1524JV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with Double Data Rate Separate I/O (DDR-II SIO)
architecture. The DDR-II SIO consists of two separate ports: the
read port and the write port to access the memory array. The
read port has data outputs to support read operations and the
write port has data inputs to support write operations. The DDR-II
SIO has separate data inputs and data outputs to eliminate the
need to ‘turnaround’ the data bus required with common I/O
devices. Access to each port is accomplished through a common
address bus. Addresses for read and write are latched on
alternate rising edges of the input (K) clock. Write data is regis-
tered on the rising edges of both K and K. Read data is driven on
the rising edges of C and C if provided, or on the rising edge of
K and K if C/C are not provided. Each address location is
associated with two 8-bit words in the case of CY7C1522JV18,
two 9-bit words in the case of CY7C1529JV18, two 18-bit words
in the case of CY7C1523JV18, and two 36-bit words in the case
of CY7C1524JV18 that burst sequentially into or out of the
device.
Asynchronous inputs include an output impedance matching
input (ZQ). Synchronous data outputs are tightly matched to the
two output echo clocks CQ/CQ, eliminating the need to capture
data separately from each individual DDR-II SIO SRAM in the
system design. Output data clocks (C/C) enable maximum
system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
Description
300 MHz
250 MHz
Unit
Maximum Operating Frequency
300
250
MHz
Maximum Operating Current
x8
900
800
mA
x9
900
800
x18
950
800
x36
1080
900
[+] Feedback


Similar Part No. - CY7C1523JV18-300BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1523AV18 CYPRESS-CY7C1523AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1523AV18 CYPRESS-CY7C1523AV18 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1523AV18-167BZC CYPRESS-CY7C1523AV18-167BZC Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1523AV18-167BZC CYPRESS-CY7C1523AV18-167BZC Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1523AV18-167BZI CYPRESS-CY7C1523AV18-167BZI Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1523JV18-300BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522V18 CYPRESS-CY7C1522V18 Datasheet
446Kb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522KV18 CYPRESS-CY7C1522KV18 Datasheet
888Kb / 31P
   72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
CY7C1523KV18 CYPRESS-CY7C1523KV18_13 Datasheet
792Kb / 28P
   72-Mbit DDR II SIO SRAM Two-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422JV18 CYPRESS-CY7C1422JV18 Datasheet
678Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422AV18 CYPRESS-CY7C1422AV18 Datasheet
466Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392CV18 CYPRESS-CY7C1392CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com