Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADS1113IDGSR Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part No. ADS1113IDGSR
Description  Ultra-Small, Low-Power, 16-Bit Analog-to-Digital Converter with Internal Reference
Download  34 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

ADS1113IDGSR Datasheet(HTML) 3 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 3 / 34 page
background image
ADS1113
ADS1114
ADS1115
www.ti.com ......................................................................................................................................................... SBAS444A – MAY 2009 – REVISED AUGUST 2009
ELECTRICAL CHARACTERISTICS
All specifications at –40°C to +125°C, VDD = 3.3V, and Full-Scale (FS) = ±2.048V, unless otherwise noted.
Typical values are at +25°C.
ADS1113, ADS1114, ADS1115
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT
Full-scale input voltage (1)
VIN = (AINP) – (AINN)
±4.096/PGA
V
Analog input voltage
AINP or AINN to GND
GND
VDD
V
Differential input impedance
See Table 2
FS = ±6.144V (1)
10
M
FS = ±4.096V (1) , ±2.048V
6
M
Common-mode input impedance
FS = ±1.024V
3
M
FS = ±0.512V, ±0.256V
100
M
SYSTEM PERFORMANCE
Resolution
No missing codes
16
Bits
8, 16, 32,
64, 128,
Data rate (DR)
SPS
250, 475,
860
Data rate variation
All data rates
–10
10
%
Output noise
See Typical Characteristics
Integral nonlinearity
DR = 8SPS, FS = ±2.048V, best fit (2)
1
LSB
FS = ±2.048V, differential inputs
±1
±3
LSB
Offset error
FS = ±2.048V, single-ended inputs
±3
LSB
Offset drift
FS = ±2.048V
0.005
LSB/°C
Offset power-supply rejection
FS = ±2.048V
1
LSB/V
Gain error (3)
FS = ±2.048V at 25°C
0.01
0.15
%
FS = ±0.256V
7
ppm/°C
Gain drift (3)
FS = ±2.048V
5
40
ppm/°C
FS = ±6.144V (1)
5
ppm/°C
Gain power-supply rejection
80
ppm/V
PGA gain match (3)
Match between any two PGA gains
0.02
0.1
%
Gain match
Match between any two inputs
0.05
0.1
%
Offset match
Match between any two inputs
3
LSB
At dc and FS = ±0.256V
105
dB
At dc and FS = ±2.048V
100
dB
Common-mode rejection
At dc and FS = ±6.144V (1)
90
dB
fCM = 60Hz, DR = 8SPS
105
dB
fCM = 50Hz, DR = 8SPS
105
dB
DIGITAL INPUT/OUTPUT
Logic level
VIH
0.7VDD
5.5
V
VIL
GND – 0.5
0.3VDD
V
VOL
IOL = 3mA
GND
0.15
0.4
V
Input leakage
IH
VIH = 5.5V
10
μA
IL
VIL = GND
10
μA
(1)
This parameter expresses the full-scale range of the ADC scaling. In no event should more than VDD + 0.3V be applied to this device.
(2)
99% of full-scale.
(3)
Includes all errors from onboard PGA and reference.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): ADS1113 ADS1114 ADS1115


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn