Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLV1504 Datasheet(PDF) 35 Page - Texas Instruments

Click here to check the latest version.
Part No. TLV1504
Description  2.7 V TO 5.5 V, 10-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
Download  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLV1504 Datasheet(HTML) 35 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 35 / 42 page
background image
TLV1504, TLV1508
2.7 V TO 5.5 V, 10-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS251 – DECEMBER 1999
35
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
Rs
ri
VS
VC
Driving Source†
TLV1504/08
Ci
VI
VI = Input Voltage at AIN
VS = External Driving Source Voltage
Rs = Source Resistance
ri = Input Resistance (MUX on Resistance)
Ci = Input Capacitance
VC= Capacitance Charging Voltage
† Driving source requirements:
• Noise and distortion for the source must be equivalent to the resolution of the converter.
• Rs must be real at the input frequency.
Figure 40. Equivalent Input Circuit Including the Driving Source
maximum conversion throughput
For a supply voltage of 5 V, if the source impedance is less than 1 k
Ω, and the ADC analog input capacitance
Ci is less than 50 pF, this equates to a minimum sampling time tch(0.5 LSB) of 0.571
µs (t1µs). Since the
sampling time requires 12 SCLKs, the fastest SCLK frequency is 12/tch = 12 MHz.
The minimal total cycle time is given as:
tc
+ tcommand ) tch ) tconv ) td(EOCH–CSL) + 4
1
f (SCLK)
) 12
1
f (SCLK)
) 3.25 ms ) 0.1 ms
+ 16
1
12
MHz
) 3.35 ms + 4.68 ms
This is equivalent to a maximum throughput of ~200 KSPS. The throughput can be even higher with a smaller
source impedance.
When source impedance is 100
Ω, the minimum sampling time becomes:
tch (1 2 LSB)
+ Rt
Ci
In(2048)
+ 0.23 ms
The maximum SCLK frequency possible is 12/tch = 52 MHz. Then a 20 MHz clock (maximum SCLK frequency
for the TLV1504/1508 ) can be used. The minimal total cycle time is then reduced to:
tc
+ tcommand ) tch ) tconv ) td(EOCH–CSL) + 4
1
f (SCLK)
) 12
1
f (SCLK)
) 3.25 ms ) 0.1 ms
+ 0.8 ms ) 3.35 ms + 4.15 ms
The maximum throughput is 1/4.15
µs ~ 240 KSPS for this case.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn