Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TRPA48I2MCWDM Datasheet(PDF) 4 Page - OPLINK Communications Inc.

Part No. TRPA48I2MCWDM
Description  Multi-rate OC-48/STM-16 IR-2/S-16.2 SFP CWDM Transceivers with Digital Diagnostics
Download  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  OPLINK [OPLINK Communications Inc.]
Homepage  http://www.oplink.com
Logo 

TRPA48I2MCWDM Datasheet(HTML) 4 Page - OPLINK Communications Inc.

   
Zoom Inzoom in Zoom Outzoom out
 4 / 5 page
background image
Oplink Communications, Inc.
18
19
3
15
0.1
16
0.1
+ 10
1, 9,10,11,14,17,20
0.1
+ 10
13
12
5
4
6
8
R
2
R
R
R
100
Application Notes
Electrical interface: All signal interfaces are compliant with
the SFP MSA specification. The high speed DATA interface
is differential AC-coupled internally with 0.1μF and can be
directly connected to a 3.3V SERDES IC. All low speed control
and sense output signals are open collector TTL compatible
and should be pulled up with a 4.7 - 10kΩ resistor on the
host board
Loss of Signal (LOS): The Loss of Signal circuit monitors the
level of the incoming optical signal and generates a logic HIGH
when an insufficient photocurrent is produced.
TX_Fault: The output indicates LOW when the transmitter
is operating normally, and HIGH with a laser fault including
laser end-of-life. TX Fault is an open collector/drain output
that should be pulled up with a 4.7 - 10kΩ resistor on the
host board. TX Fault is non-latching (automatically deasserts
when fault goes away).
TX_Disable: When the TX Disable pin is at logic HIGH, the
transmitter optical output is disabled (less than -45dBm).
SerialIdentificationandMonitoring: Themoduledefinition
of SFP is indicated by the three module definitionpins, MOD_
DEF(0), MOD_DEF(1) and MOD_DEF(2).
Upon power up, MOD_DEF(1:2) appear as NC (no connection),
and MOD_DEF(0) is TTL LOW. When the host system detects
this condition, it activates the serial protocol (standard
two-wire I2C serial interface) and generates the serial clock
signal (SCL). The positive edge clocks data into the EEPROM
segments of the SFP that are not write protected, and the
negative edge clocks data from the SFP.
The serial data signal (SDA) is for serial data transfer. The
host uses SDA in conjunction with SCL to mark the startand
end of serial protocol activation. The supported monitoring
functions are internal temperature, supply voltage, bias
current, transmitter power, average receiver signal, all alarms
and warnings and software monitoring of TX Fault/LOS. The
device is internally calibrated.
The data transfer protocol and the details of the mandatory
and vendor specific data structures are defined in the SFP
MSA, and SFF-8472, Rev. 9.4
Powersupplyandgrounding: The power supply line should
be well-filtered. All 0.1μF power supply bypass capacitors
should be as close to the transceiver module as possible.
Example of SFP host board schematic
TRPA48I2M CWDM
RevA-NP.20080717
R: 4.7 to 10kΩ
4
Vcc
3.3V
Vcc
3.3V
TX Disable
TX DATA IN+
TX DATA IN-
1μH coil or ferrite bead
(<0.2 series resistance)
TX Fault
LOS
MOD_DEF(2)
MOD_DEF(1)
MOD_DEF(0)
(100Ω to ground internally)
RX DATA OUT+
to 50Ω load
RX DATA OUT-
to 50Ω load
TRPA48I2M
CWDM


Html Pages

1  2  3  4  5 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn