SN74LVC863A

9-BIT BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS310G – MARCH 1993 – REVISED JUNE 1998

1

POST OFFICE BOX 655303

CMOS) Submicron Process

Live Insertion

All Ports (5-V Input/Output Voltage With

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

JESD 17

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages

description

The SN74LVC863A is designed for asynchronous communication between data buses. The control-function

implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on

the logic levels at the output-enable (OEAB and OEBA) inputs.

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain

in the high-impedance state while the device is powered down.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment.

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC863A is characterized for operation from –40

°C to 85°C.

Copyright

© 1998, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

DB, DW, OR PW PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

24

23

22

21

20

19

18

17

16

15

14

13

OEBA1

A1

A2

A3

A4

A5

A6

A7

A8

A9

OEBA2

GND

B1

B2

B3

B4

B5

B6

B7

B8

B9

OEAB2

OEAB1