Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FS7140-02G-XTP Datasheet(PDF) 7 Page - ON Semiconductor

Part # FS7140-02G-XTP
Description  Programmable Phase-Locked Loop Clock Generator
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FS7140-02G-XTP Datasheet(HTML) 7 Page - ON Semiconductor

Back Button FS7140-02G-XTP Datasheet HTML 3Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 4Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 5Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 6Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 7Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 8Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 9Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 10Page - ON Semiconductor FS7140-02G-XTP Datasheet HTML 11Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
FS714x
5.1.3. STOP Data Transfer
A low to high transition of the SDA line while SCL input is high indicates a STOP condition. All commands to the device must be
followed by a STOP condition.
5.1.4. Data Valid
The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START
condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per
data bit.
Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred
between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is
overwritten to the device after the first eight bytes will overflow into the first register, then the second, and so on, in a first-in, first-
overwritten fashion.
5.1.5. Acknowledge
When addressed, the receiving device is required to generate an acknowledge after each byte is received. The master device must
generate an extra clock pulse to coincide with the acknowledge bit. The acknowledging device must pull the SDA line low during the
high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.
The master must signal an end of data to the slave by not generating and acknowledge bit on the last byte that has been read (clocked)
out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition.
5.2 I
2C-bus Operation
All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The crystal
oscillator does not have to run for communication to occur.
The device accepts the following I
2C-bus commands:
5.2.1. Slave Address
After generating a START condition, the bus master broadcasts a seven-bit slave address followed by a R/W bit. The address of the
device is:
A6
A5
A4
A3
A2
A1
A0
1
0
1
1
0
X
X
where X is controlled by the logic level at the ADDR pins. The selectable ADDR bits allow four different FS7140 devices to exist on the
same bus. Note that every device on an I
2C-bus must have a unique address to avoid possible bus conflicts.
5.2.2. Random Register Write Procedure
Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted
after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the
slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an
acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned
by the device, and the master generates a STOP condition.
If either a STOP or a repeated START condition occurs during a register write, the data that has been transferred is ignored.
Rev. 5 | Page 7 of 19 | www.onsemi.com


Similar Part No. - FS7140-02G-XTP

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7140-02G-XTP ONSEMI-FS7140-02G-XTP Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-02G-XTP ONSEMI-FS7140-02G-XTP Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
More results

Similar Description - FS7140-02G-XTP

ManufacturerPart #DatasheetDescription
logo
AMI SEMICONDUCTOR
FS7140-01 AMI-FS7140-01 Datasheet
981Kb / 15P
   Programmable Phase-Locked Loop Clock Generator
logo
ON Semiconductor
FS7140 ONSEMI-FS7140 Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS714X ONSEMI-FS714X Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
logo
Arizona Microtek, Inc
AZ12000 AZM-AZ12000 Datasheet
188Kb / 13P
   Phase-Locked Loop Clock Generator
logo
Cypress Semiconductor
CY22801 CYPRESS-CY22801_11 Datasheet
602Kb / 23P
   Universal Programmable Clock Generator (UPCG) Integrated phase-locked loop (PLL)
logo
Arizona Microtek, Inc
AZ12010 AZM-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Mini-Circuits
AZ12010 MINI-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Pericom Semiconductor C...
PI6C2502 PERICOM-PI6C2502 Datasheet
371Kb / 6P
   Phase-Locked Loop Clock Driver
PI6C2302 PERICOM-PI6C2302 Datasheet
279Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501A PERICOM-PI6C2501A Datasheet
50Kb / 4P
   Phase-Locked Loop Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com