Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FS7145-01-XTD Datasheet(PDF) 5 Page - ON Semiconductor

Part # FS7145-01-XTD
Description  Programmable Phase-Locked Loop Clock Generator
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FS7145-01-XTD Datasheet(HTML) 5 Page - ON Semiconductor

  FS7145-01-XTD Datasheet HTML 1Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 2Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 3Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 4Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 5Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 6Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 7Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 8Page - ON Semiconductor FS7145-01-XTD Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 19 page
background image
FS714x
When not using the REF input, it is preferred to leave it floating or connected to VDD.
4.1.6. Feedback Divider Source MUX
The source of frequency for the feedback divider may be selected to be either the output of the post divider or the output of the VCO by
the FBKDSRC bit.
Ordinarily, for frequency synthesis, the output of the VCO is used. Use the output of the post divider only where a deterministic phase
relationship between the output clock and reference clock are desired (line-locked mode, for example).
4.1.7. Device Shutdown
Two bits are provided to effect shutdown of the device if desired, when it is not active. SHUT1 disables most externally observable
device functions. SHUT2 reduces device quiescent current to absolute minimum values. Normally, both bits should be set or cleared
together.
Serial communications capability is not disabled by either SHUT1 or SHUT2.
4.2 Differential Output Stage
The differential output stage supports both CMOS and pseudo-ECL (PECL) signals. The desired output interface is chosen via the
programming registers.
If a PECL interface is used, the transmission line is usually terminated using a Thévenin termination. The output stage can only sink
current in the PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. The ratio of output
sink current to IPRG current is 13:1. Source current for the CLKx pins is provided by the pull-up resistors that are part of the Thévenin
termination.
4.2.1. Example
Assume that it is desired to connect a PECL-type fanout buffer right next to the FS7140.
Further assume:
• VDD = 3.3V
• Desired VHI = 2.4V
• Desired VLO = 1.6V
• Equivalent RLOAD = 75 ohms
Rev. 5 | Page 5 of 19 | www.onsemi.com


Similar Part No. - FS7145-01-XTD

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7145-01-XTD ONSEMI-FS7145-01-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7145-01-XTD ONSEMI-FS7145-01-XTD Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
More results

Similar Description - FS7145-01-XTD

ManufacturerPart #DatasheetDescription
logo
AMI SEMICONDUCTOR
FS7140-01 AMI-FS7140-01 Datasheet
981Kb / 15P
   Programmable Phase-Locked Loop Clock Generator
logo
ON Semiconductor
FS7140 ONSEMI-FS7140 Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS714X ONSEMI-FS714X Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
logo
Arizona Microtek, Inc
AZ12000 AZM-AZ12000 Datasheet
188Kb / 13P
   Phase-Locked Loop Clock Generator
logo
Cypress Semiconductor
CY22801 CYPRESS-CY22801_11 Datasheet
602Kb / 23P
   Universal Programmable Clock Generator (UPCG) Integrated phase-locked loop (PLL)
logo
Arizona Microtek, Inc
AZ12010 AZM-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Mini-Circuits
AZ12010 MINI-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Pericom Semiconductor C...
PI6C2502 PERICOM-PI6C2502 Datasheet
371Kb / 6P
   Phase-Locked Loop Clock Driver
PI6C2302 PERICOM-PI6C2302 Datasheet
279Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501A PERICOM-PI6C2501A Datasheet
50Kb / 4P
   Phase-Locked Loop Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com