Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CT2-GL1LFTD33C Datasheet(PDF) 6 Page - JDS Uniphase Corporation

Part No. CT2-GL1LFTD33C
Description  OC-48 SFP Transceiver (Multirate, 1310 nm, and 1550 nm)
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  JDSU [JDS Uniphase Corporation]
Direct Link  http://www.jdsu.com/index.html
Logo JDSU - JDS Uniphase Corporation

CT2-GL1LFTD33C Datasheet(HTML) 6 Page - JDS Uniphase Corporation

  CT2-GL1LFTD33C Datasheet HTML 1Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 2Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 3Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 4Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 5Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 6Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 7Page - JDS Uniphase Corporation CT2-GL1LFTD33C Datasheet HTML 8Page - JDS Uniphase Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
6
OC-48 SFP TRANSCEIVER
Timing of Status and Control Input/Output
Parameter
Symbol
Condition
Specification
TX_DISABLE assert time
t_off
Time from rising edge of TX_DISABLE to when the
Maximum 10 µs
output optical power falls below 10% of nominal
TX_DISABLE deassert time t_on
Time from falling edge of TX_DISABLE to when the
Maximum 10 µs
(SR, IR1, and IR2 versions)
output optical power rises above 90% of nominal
TX_DISABLE deassert time t_on
Time from falling edge of TX_DISABLE to when the
Maximum 1 ms
(LR1 and LR2 versions)
output optical power rises above 90% of nominal
Time to initialize
t_init
Upon power up or negation of TX_FAULT due to TX_DISABLE
Maximum 300 ms
TX_FAULT assert time
t_fault
Time from a fault condition to TX_FAULT assertion
Maximum 100 µs
TX_DISABLE for reset
t_reset
Time TX_DISABLE must be held HIGH to reset TX_FAULT
Minimum 10 µs
LOS assert time
t_loss_on
Time from loss of signal to assertion of LOS
Maximum 100 µs
LOS deassert time
t_loss_off
Time from non-loss condition to LOS deassertion
Maximum 100 µs
2-wire serial clock rate
f_serial_clock
-
Maximum 100 kHz
Power Supply Voltage
Parameter
SR
IR-1
IR-2
LR-1
LR-2
Supply voltage
Minimum
3.1 V
Typical
3.3 V
Maximum
3.5 V
Power supply current drain1
Typical
250 mA
255 mA
255 mA
275 mA
275 mA
Maximum
300 mA
300 mA
300 mA
350 mA
350 mA
1. Applies to hardware revision 2. Does not include output termination resistor current.


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn