Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN54AHCT595 Datasheet(PDF) 6 Page - Texas Instruments

Part No. SN54AHCT595
Description  8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SN54AHCT595 Datasheet(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
SN54AHCT595, SN74AHCT595
8BIT SHIFT REGISTERS
WITH 3STATE OUTPUT REGISTERS
SCLS374L − MAY 1997 − REVISED FEBRUARY 2004
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
SN54AHCT595
SN74AHCT595
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
MIN
MAX
UNIT
VOH
IOH = −50 mA
4.5 V
4.4
4.5
4.4
4.4
V
VOH
IOH = −8 mA
4.5 V
3.94
3.8
3.8
V
VOL
IOL = 50 mA
4.5 V
0.1
0.1
0.1
V
VOL
IOL = 8 mA
4.5 V
0.36
0.44
0.44
V
II
VI = 5.5 V or GND
0 V to 5.5 V
±0.1
±1*
±1
mA
IOZ
VO = VCC or GND,
QA−QH
5.5 V
±0.25
±2.5
±2.5
mA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
40
40
mA
∆ICC†
One input at 3.4V,
Other inputs at VCC or GND
5.5 V
2
2.2
2.2
mA
Ci
VI = VCC or GND
5 V
3
10
10
pF
Co
VO = VCC or GND
5 V
5.5
pF
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
† This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54AHCT595
SN74AHCT595
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
SRCLK high or low
5
5.5
5.5
tw
Pulse duration
RCLK high or low
5
5.5
5.5
ns
tw
Pulse duration
SRCLR low
5
5
5
ns
SER before SRCLK
3
3
3
tsu
Setup time
SRCLK
↑ before RCLK↑‡
5
5
5
ns
tsu
Setup time
SRCLR low before RCLK
5
5
5
ns
SRCLR high (inactive) before SRCLK
3.4
3.8
3.8
th
Hold time
SER after SRCLK
2
2
2
ns
‡ This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn