Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN54ABT3614HFP Datasheet(PDF) 7 Page - Texas Instruments

Part # SN54ABT3614HFP
Description  64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN54ABT3614HFP Datasheet(HTML) 7 Page - Texas Instruments

Back Button SN54ABT3614HFP Datasheet HTML 3Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 4Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 5Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 6Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 7Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 8Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 9Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 10Page - Texas Instruments SN54ABT3614HFP Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 42 page
background image
SN54ABT3614
64
× 36 × 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
SGBS308F – AUGUST 1995 – REVISED MAY 2000
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
reset
The SN54ABT3614 is reset by taking the reset (RST) input low for at least four port-A clock (CLKA) and four
port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device
reset initializes the internal read and write pointers of each FIFO and forces the full flags (FFA, FFB) low, the
empty flags (EFA, EFB) low, the almost-empty flags (AEA, AEB) low, and the almost-full flags (AFA, AFB) high.
A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, FFA is set high after two low-to-high
transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after
power up before data is written to its memory.
A low-to-high transition on RST loads the almost-full and almost-empty offset register (X) with the value selected
by the flag-select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.
Table 1. Flag Programming
FS1
FS0
RST
ALMOST-FULL AND
ALMOST-EMPTY FLAG
OFFSET REGISTER (X)
H
H
16
H
L
12
L
H
8
L
L
4
FIFO write/read operation
The state of the port-A data (A0–A35) outputs is controlled by the port-A chip select (CSA) and the port-A
write/read select (W/RA). The A0–A35 outputs are in the high-impedance state when either CSA or W/RA is
high. The A0–A35 outputs are active when both CSA and W/RA are low. Data is loaded into FIFO1 from the
A0–A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low,
and FFA is high. Data is read from FIFO2 to the A0–A35 outputs by a low-to-high transition of CLKA when CSA
is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).
Table 2. Port-A Enable Function Table
CSA
W/RA
ENA
MBA
CLKA
A0–A35 OUTPUTS
PORT FUNCTION
H
X
X
X
X
In high-impedance state
None
L
H
L
X
X
In high-impedance state
None
L
H
H
L
In high-impedance state
FIFO1 write
L
H
H
H
In high-impedance state
Mail1 write
L
L
L
L
X
Active, FIFO2 output register
None
L
L
H
L
Active, FIFO2 output register
FIFO2 read
L
L
L
H
X
Active, mail2 register
None
L
L
H
H
Active, mail2 register
Mail2 read (set MBF2 high)
The state of the port-B data (B0–B35) outputs is controlled by the port-B chip select (CSB) and the port-B
write/read select (W/RB). The B0–B35 outputs are in the high-impedance state when either CSB or W/RB is
high. The B0–B35 outputs are active when both CSB and W/RB are low. Data is loaded into FIFO2 from the
B0–B35 inputs on a low-to-high transition of CLKB when CSB is low, W/RB is high, ENB is high, FFB is high,
and either SIZ0 or SIZ1 is low. Data is read from FIFO1 to the B0–B35 outputs by a low-to-high transition of CLKB
when CSB is low, W/RB is low, ENB is high, EFB is high, and either SIZ0 or SIZ1 is low (see Table 3).


Similar Part No. - SN54ABT3614HFP

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54ABT32245 TI-SN54ABT32245 Datasheet
133Kb / 8P
[Old version datasheet]   36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABT32245 TI1-SN54ABT32245 Datasheet
145Kb / 8P
[Old version datasheet]   36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABT32245 TI1-SN54ABT32245_08 Datasheet
145Kb / 8P
[Old version datasheet]   36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54ABT32316 TI1-SN54ABT32316 Datasheet
193Kb / 11P
[Old version datasheet]   16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS
SN54ABT32318 TI1-SN54ABT32318 Datasheet
157Kb / 9P
[Old version datasheet]   16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS
More results

Similar Description - SN54ABT3614HFP

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74ABT3614 TI-SN74ABT3614 Datasheet
636Kb / 41P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3613 TI-SN74ABT3613 Datasheet
460Kb / 32P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3613 TI1-SN74ABT3613_05 Datasheet
551Kb / 35P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622 TI1-SN74ACT3622_08 Datasheet
513Kb / 31P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611 TI-SN74ABT3611 Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638 TI-SN74ACT3638 Datasheet
461Kb / 30P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com