Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

SN74LS273J Datasheet(PDF) 5 Page - Texas Instruments

Part No. SN74LS273J
Description  OCTAL D-TYPE FLIP-FLOP WITH CLEAR
Download  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SN74LS273J Datasheet(HTML) 5 Page - Texas Instruments

   
Zoom Inzoom in Zoom Outzoom out
 5 / 6 page
background image
SN54273, SN54LS273, SN74273, SN74LS273
OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SDLS090 – OCTOBER 1976 – REVISED MARCH 1988
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS†
SN54LS273
SN74LS273
UNIT
PARAMETER
TEST CONDITIONS†
MIN
TYP‡
MAX
MIN
TYP‡
MAX
UNIT
VIH
High-level input voltage
2
2
V
VIL
Low-level input voltage
0.7
0.8
V
VIK
Input clamp voltage
VCC = MIN,
II = – 18 mA
–1.5
–1.5
V
VOH
High-level output voltage
VCC = MIN,
VIL = VILmax,
VIH = 2 V,
IOH = – 400 µA
2.5
3.4
2.7
3.4
V
VOL
Low level output voltage
VCC = MIN,
VIH = 2 V,
IOL = 4 mA
0.25
0.4
0.25
0.4
V
VOL
Low-level output voltage
CC
,
VIL = VILmax,
IH
,
IOL = 8 mA
0.35
0.5
V
II
Input current at
maximum input voltage
VCC = MAX,
VI = 7 V
0.1
0.1
mA
IIH
High-level input current
VCC = MAX,
VI = 2.7 V
20
20
µA
IIL
Low-level input current
VCC = MAX,
VI = 0.4 V
– 0.4
– 0.4
mA
IOS
Short-circuit output
current§
VCC = MAX
–20
– 100
–20
– 100
mA
ICC
Supply current
VCC = MAX,
See Note 2
17
27
17
27
mA
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at VCC = 5 V, TA = 25°C.
§ Not more than one output should be shorted at a time and duration of short circuit should not exceed one second.
NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied
to clock.
switching characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fmax
Maximum clock frequency
C
30
40
MHz
tPHL
Propagation delay time, high-to-low-level output from clear
CL = 15 pF,
RL =2kΩ
18
27
ns
tPLH
Propagation delay time, low-to-high-level output from clock
RL = 2 kΩ,
See Note 3
17
27
ns
tPHL
Propagation delay time, high-to-low-level output from clock
See Note 3
18
27
ns
NOTE 3: Load circuits and voltage waveforms are shown in Section 1.


Html Pages

1  2  3  4  5  6 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn