![]() |
Electronic Components Datasheet Search |
|
CD74HC132 Datasheet(PDF) 1 Page - Texas Instruments |
|
|
CD74HC132 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 7 page ![]() 1 Data sheet acquired from Harris Semiconductor SCHS145 Features • Unlimited Input Rise and Fall Times • Exceptionally High Noise Immunity • Typical Propagation Delay: 10ns at VCC = 5V, CL = 15pF, TA = 25 oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 37%, NIH = 51% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH • Related Literature - CD54HC132F3A and CD54HCT132F3A Military Data Sheet, Document Number 3778 Description The Harris CD74HC132, CD74HCT132 each contain four 2-input NAND Schmitt Triggers in one package. This logic device utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT Pinout CD74HC132, CD74HCT132 (PDIP, SOIC) TOP VIEW 1A 1B 1Y 2A 2B 2Y GND VCC 4B 4A 4Y 3B 3A 3Y 1 2 3 4 5 6 7 14 13 12 11 10 9 8 August 1997 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1997 CD74HC132, CD74HCT132 High Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger File Number 1649.1 [ /Title (CD74 HC132 , CD74 HCT13 2) /Sub- ject (High Speed CMOS Logic Quad 2-Input NAND Schmit |