Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MX25L1635DM2I-12G Datasheet(PDF) 18 Page - Macronix International

Part # MX25L1635DM2I-12G
Description  16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MCNIX [Macronix International]
Direct Link  http://www.macronix.com
Logo MCNIX - Macronix International

MX25L1635DM2I-12G Datasheet(HTML) 18 Page - Macronix International

Back Button MX25L1635DM2I-12G Datasheet HTML 14Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 15Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 16Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 17Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 18Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 19Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 20Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 21Page - Macronix International MX25L1635DM2I-12G Datasheet HTML 22Page - Macronix International Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 50 page
background image
18
MX25L1635D
P/N: PM1374
REV. 1.5, OCT. 01, 2008
Hardware Protected Mode (HPM):
-
When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware
protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1,
BP0 and hardware protected mode by the WP#/SIO2 to against data modification.
Note:
To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the
WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software
protected mode via BP3, BP2, BP1, BP0.
If the system goes into four I/O read mode, the feature of HPM will be disabled.
(6) Read Data Bytes (READ)
The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling
edge of SCLK at a maximum frequency fR. The first address can be at any location. The address is automatically increased
to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ
instruction. The address counter rolls over to 0 when the highest address has been reached.
The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address on SI
-> data out on SO-> to end READ operation can use CS# to high at any time during data out. (see Figure 14)
(7) Read Data Bytes at Higher Speed (FAST_READ)
The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of
each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address can be at any location. The
address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory
can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has
been reached.
The sequence of issuing FAST_READ instruction is: CS# goes low-> sending FAST_READ instruction code-> 3-byte
address on SI-> 1-dummy byte address on SI->data out on SO-> to end FAST_READ operation can use CS# to high at
any time during data out. (see Figure 15)
While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact
on the Program/Erase/Write Status Register current cycle.
(8) 2 x I/O Read Mode (2READ)
The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of
SCLK, and data of every two bits(interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency
fT. The first address can be at any location. The address is automatically increased to the next higher address after each
byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls
over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data
out will perform as 2-bit instead of previous 1-bit.
The sequence of issuing 2READ instruction is: CS# goes low
→sending 2READ instruction→24-bit address interleave
on SIO1 & SIO0
→ 4 dummy cycles on SIO1 & SIO0→ data out interleave on SIO1 & SIO0→ to end 2READ operation
can use CS# to high at any time during data out (see Figure 16 for 2 x I/O Read Mode Timing Waveform).
While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the
Program/Erase/Write Status Register current cycle.


Similar Part No. - MX25L1635DM2I-12G

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX25L1635E MCNIX-MX25L1635E Datasheet
691Kb / 48P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
MX25L1635EM2I10G MCNIX-MX25L1635EM2I10G Datasheet
691Kb / 48P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
More results

Similar Description - MX25L1635DM2I-12G

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX25L1636E MCNIX-MX25L1636E Datasheet
709Kb / 49P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
MX25L1635E MCNIX-MX25L1635E Datasheet
691Kb / 48P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
MX25L1608E MCNIX-MX25L1608E Datasheet
598Kb / 46P
   16M-BIT [x 1 / x 2] CMOS SERIAL FLASH
MX25L1605D MCNIX-MX25L1605D Datasheet
999Kb / 56P
   16M-BIT [x 1 / x 2] CMOS SERIAL FLASH
MX25L1606EZUI-12G MCNIX-MX25L1606EZUI-12G Datasheet
1Mb / 60P
   3V, 16M-BIT [x 1/x 2] CMOS SERIAL FLASH MEMORY
MX25L1602 MCNIX-MX25L1602 Datasheet
406Kb / 24P
   16M-BIT [16M x 1] CMOS SERIAL FLASH EEPROM
MX25L3225D MCNIX-MX25L3225D Datasheet
507Kb / 47P
   32M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
logo
Generalplus Technology ...
GPR25L12805F GENERALPLUS-GPR25L12805F Datasheet
3Mb / 58P
   128M-bit [x 1/x 2/x 4] CMOS Serial Flash
logo
Macronix International
MX25L3235D MCNIX-MX25L3235D Datasheet
690Kb / 50P
   32M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
logo
Generalplus Technology ...
GPR25L25605F GENERALPLUS-GPR25L25605F Datasheet
1Mb / 61P
   256M-bit [x 1/x 2/x 4] CMOS Serial Flash
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com